VGA Controller

VGA\$STATE Bits

Bit	Description
11	Enable R/W offset register if set.
10	Enable display offset register if set.
9	Busy (wait for 0 before issuing command).
8	Clear screen (set until completion).
7	Enable VGA controller.
6	Enable hardware cursor.
5	Enable hardware cursor blinking.
4	Hardware cursor mode:
	Small if set, large if cleared.
20	Display color (RGB).

VGA\$CR_X X coordinate of next char to be displayed.

VGA\$CR_Y Y coordinate of next char to be displayed.

VGA\$CHAR Writing a byte to this register causes it to be displayed on the current X/Y coordinate on the screen. Reading from this register yields the character at the current display coordinate.

VGA\$OFFS_DISPLAY This register holds the offset in bytes that is to be used when displaying the video RAM. To scroll one line forward, simply add 0x0050 to this register. For this to work, bit 10 in VGA\$STATE has to be set.

 $\tt VGA\$OFFS_RW$ Similar to $\tt VGA\$OFFS_DISPLAY-controls$ the offset for read/write accesses to the display memory.

USB-Keyboard

IO\$KBD_STATE

Bit	Description
0	Set if an unread character is available.
1	Key pressed (val in bits 158
$2 \dots 4$	Keyboard layout:
	000: US keyboard
	001: German keyboard
57	Key modifier bit mask:
	5: shift, 6: alt, 7: ctrl

Cycle Counter

CYC\$STATE

Bit	Description
0	Reset counter and start counting.
1	1: count, 0: inhibit

EAE

IO\$EAE_CSR

Bit	Description
0/1	Operation (MULU, MULS, DIVU, DIVS)
15	Busy if set

UART

IO\$UART_SRA

Bit	Description
0	Character received.
1	Transmitter ready for next character.

Code Examples

Typical Subroutine Call

MOVE ..., R8 ; Setup parameters ...

RSUB SUBR, 1 ; Call subroutine ...

SUBR: INCRB ; Get free reg. set ...

DECRB ; Restore reg. set MOVE @R13++, R15 ; RET

Compute $\sum_{i=0}^{16} 0$ x0010

.ORG 0x8000

XOR RO, RO; Clear RO
MOVE 0x0010, R1; Upper limit
LOOP: ADD R1, RO; One summation
SUB 0x0001, R1; Decrement i
ABRA LOOP, !Z; Loop if not zero
HALT

QNICE programming card

ISA v1.7

November 3, 2020

General

QNICE features 16 bit words, 16 registers, 4 addressing modes, and a 16 bit address space (16 bit words, upper 256 words reserved for memory mapped I/O).

Registers

All in all there are 16 general purpose registers (GPRs) available:

RO	 R7	R8	 R13	R14	R15

R0...R7: GPRs, actually these are a window into a register bank holding 256×8 such registers.

R13: Stack pointer (SP).

R14: Statusregister (SR).

R15: Program counter (PC).

Statusregister

rbank	_	_	V	N	Z	С	Х	1

1: Always set to 1.

X: Used by shift instructions only.

C: Carry flag.

Z: 1 if the last result was 0x0000.

N: 1 if the last result was negative.

V: 1 if the last operation caused an overflow, i.e. two positive operands yielded a negative result or vice versa.

CPU saves the contents of R8 to R15 in eight shadow registers which can be accessed with the EXC instruction. An ISR must be left with the RTI-instruction. Interrupts can not be nested.

${\tt Jud}{\tt Ju}{\tt O}/{\tt Jud}{\tt u}{\tt I}$

 $\rm I/O$ devices are memory mapped, their respective control and data registers occupy the topmost 256 words of memory.

wor biley yem IMGH	984440	XAM V TMGH#A9V
HDMI max. valid col.	0xFF36	VGA\$HDMI_H_MAX
HDMI min. valid col.	0xFF36	VGA\$HDMI_H_MIN
R/W RAM offset	0xFF35	AGV\$OEE2-RW
Display RAM offset	0xFF34	AGP\$OFFS_DISPLAY
Character code	0xFF33	VGA\$CHAR
Cursor y-position	0xFF32	ΛG¥\$CE-Y
Cursor X-postion	0xFF31	VGA\$CR_X
VGA status register	0xFF30	AGA\$STATE
Timer 1 ISR addr.	0xFF28	IO\$TIMER_1_INT
Timer 1 counter	0xFF28	IO\$LIWEE-1-CNT
Timer 1 prescaler	0xFF28	IO\$TIMER_1_PRE
Timer 0 ISR addr.	0xFF28	IO\$LIWEE-O-INT
Timer 0 counter	0xFF28	IO\$LIWEF-O-CUT
Timer 0 prescaler	0xFF28	IO\$TIMER_O_PRE
Command and status reg.	0xFF25	IO\$2D~G2B
Error code	0xFF24	IO\$SD_ERROR
Byte in 512 byte bfr.	0xFF23	ATAQ_G2\$01
Ptr. to 512 byte bfr.	0xFF22	IO\$SD_ADDR_POS
SD card high addr.	0xFF21	IH_ADDA_d2\$01
SD card low addr.	0xFF20	IO\$SD_ADDR_LO
EAE command & status reg.	0xFF1C	IO\$EVE-CSR
EAE high result	0xFF1B	IO\$EAE_RESULT_HI
EAE low result	A144x0	IO\$EAE_RESULT_LO
EAE 2nd operand	0xFF19	IO\$EFE-OPERAND_1
EAE 1st operand	0xFF18	IO\$EVE-OPERAND-O
TAAU	0xFF13	AAHT_TAAU\$OI
rətsigər əviəcər TAAU	0xFF12	AAHA_TAAU\$OI
rətsigər sutsta TAAU	0xFF11	AA2_TAAU\$OI
rətsigər sutsta TAAU	0xFF10	x1AM_TAAU\$01
Cycle counter status	0xFF0F	IO\$INS_STATE
Cycle counter high	0xFF0E	IH-SNI\$OI
Cycle counter middle	0xFF0D	OIW-SNI\$OI
Cycle counter low	0xFF0C	IO\$INS ⁻ TO
Cycle counter status	0xFF0B	IO\$CKC_STATE
Cycle counter high	A044x0	IO\$CAC~HI
Cycle counter middle	0xFF09	IO#CAC-WID
Cycle counter low	0xFF08	IO\$CKC ⁻ FO
USB-keyboard data	0xFF04	IO\$KBD_DATA
USB-keyboard state	0xFF03	IO\$KBD~STATE
Mask register	0xFF02	IO\$TIL_MASK
TIL-display	0xFF01	YAJ42IQ_JIT\$0I
Switch register	0xFF00	IO\$SMITCH_REG
Start of I/O area	0xFF00	IO\$BYZE
Description	ssərbbA	Label
Dogonia-1:	1	1-4-1

0xFF36

VGA\$HDMI_V_MAX

HDMI max. valid row

is stored in the word following the branch/subroutine call instruction i.e. the operand is <code>GR15++</code>. In this and only this case <code>R15</code> is incremented anyways even if the condition is not met!

CMB

The CMP (compare) instruction can be used for signed as well as for unsigned comparisons:

т	Λ	т	Λ	src>dst
١.	U	•	١٧	· -
0	Ţ	0	I	src=dst
0	0	0	0	src <dst< td=""></dst<>
	_			
Λ			_	
pəu	gis	bəngis	un	
	Si	Flag		Condition
	Λ	bəngis V Z	Λ Z N	bengis bengismu V Z N Z 0 0 0 0 0 1 0 1 0 1

səboM gaissərbbA

·		
operand		
memory cell addressed by Rxx as		
Decrement Rxx and then use the	QRxx	11
then increment Rxx		
the contents of Rxx as operand and		
Use the memory cell addressed by	#+xx#Ø	10
the contents of Rxx as operand		
Use the memory cell addressed by	ØRxx	10
Use Rxx as operand	Вхх	00
Description	Notation	stid sboM

Shortcuts

The file sysdef.asm (part of the monitor) defines some shortcuts which facilitate write- and readability of QNICE assembler code:

R15	ЬC
₽1 4	ЯS
віз	dS
γ, x BUSA	SKSCALL(x, y)
ABRA R15, 1	MOP
WONE GB13++' B12	RET
Implementation	Sportcut

Interrupts

In case of a hardware interrupt, the processor expects the address of the interrupt service routine (ISR) on the data bus. In case of a software interrupt (INT-instruction) the ISR address is specified by the dat part of the instruction. When an interrupt occurs, the

The upper eight bits of SR hold the pointer to the register window. Changing the value stored here will yield a different set of GPRs RO...RV which is especially useful for subroutine calls (a stack of registers, so to speak).

Instruction Set

QNICE features 14 basic instructions, four jump/branch instructions, three control instructions, and four adressing modes.

A OR src, dat dat:= dat src C CMP src, dat E HALT Halt the processor E HIT E HIT E HIT E SKI E ASUB dat, [i] cond F RSUB
A 70R src, dat dat := dat src C CMP src, dat compare src with dat T reserved E HALT E INCRE E INCRE E EXC const, dat F ABRA dat, [i] cond F ASUB dat, [i] cond Absolut subroutine call F ASUB dat, [i] cond F ASUB
A OR src, dat dat = dat src C CMP src, dat compare src with dat E HALT Halt he processor E INT dat Escrement register bank address E INT dat Escrement register bank address E DECRB DECRB E EXC Const, dat E DECRB E ABRA dat, [i]cond Absolute branch
A OR src, dst dst = dst src C CMP src, dst dst compare src with dst D reserved E HALT dst lasue software interrupt E HIT dst lasue software interrupt E HIT dst lasue software interrupt E SKI dst lasue software interrupt E SKI dst lasue software interrupt E SKI dst lasue software interrupt Decrement register bank address INCRB lasue software interrupt Actually dst lasue software interrupt Actually dst lasue software interrupt E SKI dst lasue software interrupt Actually dst lasue software interrupt B SKI dst lasue software interrupt Actually dst lasue software interrupt B SKI dst lasue software software software interrupt B SKI dst lasue software softw
A OR src, dst dst = dst src E XOR src, dst dst compare src with dst C CMP src, dst HALT E RII dst dst lseue software interrupt E INCRB Decrement register bank address E DECRB Decrement register bank address E DECRB Decrement register bank address
A OR src, dst dst = dst src B XOR src, dst dst compare src with dst C CMP src, dst HALT E RTI E RTI E INT dst lasue software interrupt E INCRB Increment register bank address E INCRB
A OR src, dst dst := dst src B XOR src, dst dst compare src with dst C CMP src, dst HALT E HALT E RTI E TINT dst lssue software interrupt Lssue software interrupt E INT dst lssue software interrupt
A OR src, dst dst = dst src B XOR src, dst dst compare src with dst C CMP src, dst HALT Halt the processor E RTI Return from interrupt E RTI
A OR src, dst dst = dst src E XOR src, dst compare src with dst C CMP src, dst compare src with dst D reserved E HALT HALT
A OR src, dst dst = dst src B XOR src, dst dst = dst src C CMP src, dst compare src with dst D reserved D reserved
A OR src, dst dst := dst src B XOR src, dst dst := dst src C CMP src, dst compare src with dst
A OR src, dst dst := dst src B XOR src, dst dst := dst src
A OR src, dst dst := dst src
1
9 AND src, dst dst := dst & src
8 NOT src, dst dst := !src
(Src >> 8) & OxFF)
7 SWAP src, dst dst := ((src << 8) & OxFF00)
SHR src, dst dst >> src, fill with C, shift to X
D of third X, shift to C arc, fill with X, shift to C
4 SUBC src, dst dst := dst - src - C
3 SUB src, dst dst := dst - src
2 ADDC src, dst dst := dst + src + C
1 ADD src, dst dst := dst + src
0 MOVE src, dst dst := src
Opc Instr Operands Effect

Basic Instructions (opcodes 0...C)

abom tab	dst rxx	src mode	src rxx	obcoge
2 bit	tid ₽	3 bit	tid ₽	tid ₽

Control instructions

abom tab	dst rxx	command	obcoqe=E
2 bit	tid ₽	tid 8	tid ₽

Subroutine calls and branches

ı	condition	condition	moge	arc mode	SIC IXX	obcoqe=E
ı	select	negate				
Į	3 bit	t bit	tid 2	2 bit	tid ₽	tid ₽

Note: In the most common case of a constant destination address or a constant displacement, the constant