VGA Controller

VGA\$STATE Bits

Bit	Description
11	Enable R/W offset register if set.
10	Enable display offset register if set.
9	Busy (wait for 0 before issuing command).
8	Clear screen (set until completion).
7	Enable VGA controller.
6	Enable hardware cursor.
5	Enable hardware cursor blinking.
4	Hardware cursor mode:
	Small if set, large if cleared.
20	Display color (RGB).

VGA\$CR_X X coordinate of next char to be displayed.

VGA\$CR_Y Y coordinate of next char to be displayed.

VGA\$CHAR Writing a byte to this register causes it to be displayed on the current X/Y coordinate on the screen. Reading from this register yields the character at the current display coordinate.

VGA\$OFFS_DISPLAY This register holds the offset in bytes that is to be used when displaying the video RAM. To scroll one line forward, simply add 0x0050 to this register. For this to work, bit 10 in VGA\$STATE has to be set.

VGA\$OFFS_RW Similar to VGA\$OFFS_DISPLAY - controls the offset for read/write accesses to the display memory.

USB-Keyboard

IO\$KBD_STATE

Bit	Description
0	Set if an unread character is available.
1	Key pressed (val in bits 158
$2\dots 4$	Keyboard layout:
	000: US keyboard
	001: German keyboard
57	Key modifier bit mask:
	5: shift, 6: alt, 7: ctrl

Cycle Counter

CYC\$STATE

Bit	Description
0	Reset counter and start counting.
1	1: count, 0: inhibit

EAE

TOSEAE CSR.

Bit	Description
,	Operation (MULU, MULS, DIVU, DIVS) Busy if set

UART

IO\$UART_SRA

Bit	Description
0	Character received.
1	Transmitter ready for next character.

Code Examples

Typical Subroutine Call

MOVE ..., R8 ; Setup parameters RSUB SUBR, 1 ; Call subroutine SUBR: ADD 0x0100, R14; Get free reg. set SUB 0x0100, R14; Restore reg. set MOVE @R13++, R15; RET

Compute $\sum_{i=0}^{16} 0x0010$

.ORG 0x8000

XOR RO, RO; Clear RO MOVE 0x0010, R1; Upper limit LOOP: ADD R1, RO ; One summation SUB 0x0001, R1; Decrement i ABRA LOOP, !Z ; Loop if not zero HALT

QNICE programming card

August 1, 2020

General

QNICE features 16 bit words, 16 registers, 4 addressing modes, and a 16 bit address space (16 bit words, upper 1 kW page reserved for memory mapped I/O).

Registers

All in all there are 16 general purpose registers (GPRs) available:

RO R7	R8	. R13	R14	R15
-------	----	-------	-----	-----

RO...R7: GPRs, actually these are a window into a register bank holding 256×8 such registers.

R13: Stack pointer (SP).

R14: Statusregister (SR).

R15: Program counter (PC).

Statusregister

rbank	_	_	V	N	Z	С	Х	1

1: Always set to 1.

X: 1 if the last result was 0xFFFF.

C: Carry flag.

Z: 1 if the last result was 0x0000.

N: 1 if the last result was negative.

V: 1 if the last operation caused an overflow, i.e. two positive operands yielded a negative result or vice versa. 1

part of the instruction. When an interrupt occurs, the CPU saves the contents of PC and SP in two shadownegisters which are not software accessible. An ISR must be left with the RTI-instruction. Interrupts can not be nested.

1nq1uO/1uqnI

 $\rm I/O$ devices are memory mapped, their respective control and data registers occupy the topmost 256 words of memory.

OxfTMER.1.INT OxfF28 Timer I ISR addr.
OSTIMER_1_INT OXFF30 Timer I ISR addr. OGASCRATE OXFF30 VGA status register 'GA\$CRAY OXFF31 Cursor X-position 'GA\$CRAY OXFF32 Cursor Y-position 'GA\$CHAR OXFF33 Character code 'GA\$CHAR OXFF34 Display RAM offset 'GA\$CHAR OXFF34 Display RAM offset
OSTIMER_1_INT OXFF30 Timer I ISR addr. OGASCRATE OXFF30 VGA status register VGASCRAY OXFF31 Cursor X-position VGASCRAY OXFF32 Cursor y-position VGASCHAR OXFF33 Character code VGASCHAR OXFF34 Display RAM offset
O\$TIMER.1_INT OxFF38 Timer I ISR addr. O\$A\$CR.X OxFF31 Oursor X-position OAFF32 Oursor X-position OAFF33 Oursor Y-position OAFF34 OxFF35
08FIMER_1_INT 0xFF28 Timer I ISR addr. 0A85TATE 0xFF30 VGA status register 0AFCR_X 0xFF31 Cursor X-position 0AFF32 Cursor y-position
08FIMER_1_INT 0xFF28 Timer I ISR addr. 0A85TATE 0xFF30 VGA status register 0AFCR_X 0xFF31 Cursor X-position
OCKSTIMER_1_INT OXFF28 Timer I ISR addr. OCKSTATE OXFF30 VGA status register
.0\$TIMER_1_INT 0xFF28 Timer 1 ISR addr.
O\$TIMER_1_CUT
O\$LIWER-1-PRE 0xFF28 Timer 1 prescaler
CO\$TIMER_O_INT
C\$TIMER_O_CNT 0xFF28 Timer 0 counter
C\$LIWER_O_PRE 0xFF28 Timer 0 prescaler
O\$SD_CSR OxFF25 Command and status reg.
O\$SD_ERROR 0xFF24 Error code
.TAG_CRSD_DATA 0xFF23 Byte in 512 byte bfr.
CO\$SD_ADDR_POS 0xFF22 Ptr. to 512 byte bfr.
CO\$SD_ADDR_HI 0xFF21 SD card high addr.
O\$SD_ADDR_LO OxFF20 SD card low addr.
O\$EAE_CSR OxFF1C EAE command & status reg.
COREAE RESULT HI OXFF1B EAE high result
O\$EAEERESULTLO OxFF1A EAE low result
O\$EVE-OPERAND-1 OxFF19 EAE 2nd operand
O\$EVE_OPERAND_O OxFF18 EAE 1st operand
C\$UART_THRA 0xFF13 UART receive register
TART Teceive register OSTF12 ARHALTARU\$0
refiger autsta TAAU Liffx0 AR2-TAAU\$0
TAMLTAND OSTFIO OSTFIO Status register
O\$INS_STATE OxFFOF Cycle counter status
O\$INS-HI OxFFOE Cycle counter high
O\$INZ_MID OxFFOD Cycle counter middle
O\$INS_LO OxFFOC Cycle counter low
O\$CACTATE OxFF0B Cycle counter status
Cycle counter high Cycle counter high
Cycle counter middle Cycle counter middle
CACTO 0xFF08 Cycle counter low
O\$KBD_DATA OxFF04 USB-keyboard data
O\$KBD-STATE 0xFF03 USB-keyboard state
:0\$TIL_MASK 0xFF02 Mask register
C\$TIL_DISPLAY 0xFF01 TIL-display
O\$SWITCH_REG OxFF00 Switch register
O\$BASE OxFF00 Start of I/O area
leds. Description

CMB

The CMP (compare) instruction can be used for signed as well as for unsigned comparisons:

0	0	0	0	src <dst< th=""></dst<>
Λ	Z	N	Z	
bəngis		bəngis	un	
Flags			Condition	

səboM gaissərbbA

operand		
memory cell addressed by Rxx as		
Decrement Rxx and then use the	@Rxx	11
then increment Rxx		
the contents of Rxx as operand and		
Use the memory cell addressed by	@Rxx++	10
the contents of Rxx as operand		
Use the memory cell addressed by	ØRxx	10
Use Rxx as operand	Вхх	00
Hondriaga	HOLOMOOAT	COLC. ODOTAL
Description	Notation	stid sboM

Shortcuts

The file $\tt sysdef.asm$ (part of the monitor) defines some shortcuts which facilitate write- and readability of QNICE assembler code:

R15	ЪС
₽14	ม ร
R13	dS
γ ,x AUZA	SKSCALL(x, y)
ABRA R15, 1	NOP
SUB 0x0100, R14	DECEB
ADD 0x0100, R14	INCER
WONE @B13++' B12	RET
Implementation	Sportcut

Interrupts

In case of a hardware interrupt, the processor expects the address of the interrupt service routine (ISR) on the data bus. In case of a software interrupt (INTinstruction) the ISR address is specified by the dat

The upper eight bits of SR hold the pointer to the register window. Changing the value stored here will yield a different set of GPRs RO...R7 which is especially useful for subroutine calls (a stack of registers, so to speak).

Instruction Set

QNICE features 14 basic instructions, four jump/branch instructions, three control instructions, and four adressing modes.

Relative subroutine call	dest, [!]cond	RSUB	F
Relative branch	dest, [!]cond	AABA	F
Absolut subroutine call	dest, [!]cond	AUSA	E
Absolute branch	dest, [!]cond	ARBA	F
lssue software interrupt	tsb	INI	Е
Return from interrupt		ITA	E
Halt the processor		TJAH	Е
		reserved	D
compare arc with dat	src, dst	CWL	Э
dst := dst ~ : tab	src, dst	яох	В
dst := dst src	src, dst	ЯО	A
dst := dst & src	src, dst	AND	6
dst := !src	src, dst	TON	8
($src >> 8) & (xFF)$			
dst := ((src << 8) & 0xFF00)	src, dst	4AW2	L
dat >> arc, fill with C, shift to X	src, dst	SHR	9
dat << src, fill with X, shift to C	src, dst	THS	9
0 - srs - fsb =: fsb	src, dst	SUBC	₽
dst - tab =: tab	src, dst	SUB	3
0 + arc + tab =: tab	src, dst	ADDC	7
dst + tab =: tab	src, dst	ADD	Ţ
dst := src	arc, dat	WOAE	0
Effect	Орегалds	ıtsnI	Opc

Basic Instructions (opcodes 0...C)

abom tab	dst rxx	arc mode	SIC IXX	obcoge
2 bit	tid ₽	tid 2	tid ₽	tid ₽

Control instructions

abom tab	xxr tab	command	obcoqe=E
tid 2	tid ₽	tid 8	tid ₽

Jumps and Branches

conditio	condition	тоде	src mode	SIC IXX	obcoqe=E
seject	negate				
3 bit	t bit	2 bit	2 bit	tid ₽	tid ₽