VGA Controller

`VGA$STATE Bits`

Bit	Description
11	Enable R/W offset register if set.
10	Enable display offset register if set.
9	Busy (wait for 0 before issuing command).
8	Clear screen (set until completion).
7	Enable VGA controller.
6	Enable hardware cursor.
5	Enable hardware cursor blinking.
4	Hardware cursor mode: Small if set, large if cleared.
2...0	Display color (RGB).

`VGA$CR_X` X coordinate of next char to be displayed.

`VGA$CR_Y` Y coordinate of next char to be displayed.

`VGA$CHAR` Writing a byte to this register causes it to be displayed on the current X/Y coordinate on the screen. Reading from this register yields the character at the current display coordinate.

`VGA$OFFS_DISPLAY` This register holds the offset in bytes that is to be used when displaying the video RAM. To scroll one line forward, simply add `0x0050` to this register. For this to work, bit 10 in `VGA$STATE` has to be set.

`VGA$OFFS_RW` Similar to `VGA$OFFS_DISPLAY` – controls the offset for read/write accesses to the display memory.

USB-Keyboard

`IO$KBD_STATE`

Bit	Description
0	Set if an unread character is available.
1	Key pressed (val in bits `15..8`
2...4	Keyboard layout: `000`: US keyboard `001`: German keyboard
5...7	Key modifier bit mask: 5: shift, 6: alt, 7: ctrl

Cycle Counter

`CYC$STATE`

Bit	Description
0	Reset counter and start counting.
1	1: count, 0: inhibit

EAE

`IO$EAE_CSR`

Bit	Description
0/1	Operation (MULU, MULS, DIVU, DIVS)
15	Busy if set

UART

`IO$UART_SRA`

Bit	Description
0	Character received.
1	Transmitter ready for next character.

Code Examples

Typical Subroutine Call

```
        MOVE ..., R8     ; Setup parameters
        ...
        RSUB SUBR, 1     ; Call subroutine
        ...
SUBR:   INCRB            ; Get free reg. set
        ...
        DECRB            ; Restore reg. set
        MOVE @R13++, R15 ; RET
```

Compute $\sum_{i=0}^{16}$ `0x0010`

```
        .ORG 0x8000
        XOR R0,      R0 ; Clear R0
        MOVE 0x0010, R1 ; Upper limit
LOOP:   ADD R1,      R0 ; One summation
        SUB 0x0001,  R1 ; Decrement i
        ABRA LOOP,   !Z ; Loop if not zero
        HALT
```

QNICE programming card

September 20, 2020

General

QNICE features 16 bit words, 16 registers, 4 addressing modes, and a 16 bit address space (16 bit words, upper 256 words reserved for memory mapped I/O).

Registers

All in all there are 16 general purpose registers (*GPR*s) available:

R0	...	R7	R8	...	R13	R14	R15

`R0...R7:` GPRs, actually these are a window into a register bank holding 256×8 such registers.

`R13:` Stack pointer (`SP`).

`R14:` Statusregister (`SR`).

`R15:` Program counter (`PC`).

Statusregister

rbank	—	—	V	N	Z	C	X	1

`1:` Always set to 1.

`X:` 1 if the last result was `0xFFFF`.

`C:` Carry flag.

`Z:` 1 if the last result was `0x0000`.

`N:` 1 if the last result was negative.

`V:` 1 if the last operation caused an overflow, i. e. two positive operands yielded a negative result or vice versa.

The upper eight bits of SR hold the pointer to the register window. Changing the value stored here will yield a different set of GPRs R0...R7 which is especially useful for subroutine calls (a stack of registers, so to speak).

Instruction Set

QNICE features 14 basic instructions, four jump/branch instructions, three control instructions, and four adressing modes.

Opc	Instr	Operands	Effect
0	MOVE	src, dst	dst := src
1	ADD	src, dst	dst := dst + src
2	ADDC	src, dst	dst := dst + src + C
3	SUB	src, dst	dst := dst - src
4	SUBC	src, dst	dst := dst - src - C
5	SHL	src, dst	dst << src, fill with X, shift to C
6	SHR	src, dst	dst >> src, fill with C, shift to X
7	SWAP	src, dst	dst := ((src << 8) & 0xFF00) | ((src >> 8) & 0xFF)
8	NOT	src, dst	dst := !src
9	AND	src, dst	dst := dst & src
A	OR	src, dst	dst := dst | src
B	XOR	src, dst	dst := dst ^ src
C	CMP	src, dst	compare src with dst
D	reserved		
E	HALT		Halt the processor
E	RTI		Return from interrupt
E	INT	dst	Issue software interrupt
E	INCRB		Increment register bank address
E	DECRB		Decrement register bank address
E	EXC	const, dst	Exchange shadow register
F	ABRA	dst, [!]cond	Absolute branch
F	ASUB	dst, [!]cond	Absolut subroutine call
F	RBRA	dst, [!]cond	Relative branch
F	RSUB	dst, [!]cond	Relative subroutine call

Basic Instructions (opcodes 0..C)

4 bit	4 bit	2 bit	4 bit	2 bit
opcode	src rxx	src mode	dst rxx	dst mode

Control instructions

4 bit	6 bit	4 bit	2 bit
opcode=E	command	dst rxx	dst mode

Jumps and Branches

4 bit	4 bit	2 bit	2 bit	1 bit	3 bit
opcode=F	src rxx	src mode	mode	negate condition	select condition

CMP

The CMP (compare) instruction can be used for signed as well as for unsigned comparisons:

Condition	Flags			
	unsigned		signed	
	Z	N	Z	V
src<dst	0	0	0	0
src=dst	1	0	1	0
src>dst	0	1	0	1

Addressing Modes

Mode bits	Notation	Description
00	Rxx	Use Rxx as operand
01	@Rxx	Use the memory cell addressed by the contents of Rxx as operand
10	@Rxx++	Use the memory cell addressed by the contents of Rxx as operand and then increment Rxx
11	@--Rxx	Decrement Rxx and then use the memory cell addressed by Rxx as operand

Shortcuts

The file sysdef.asm (part of the monitor) defines some shortcuts which facilitate write- and readability of QNICE assembler code:

Shortcut	Implementation
RET	MOVE @R13++, R15
NOP	ABRA R15, 1
SYSCALL(x, y)	ASUB x, y
SP	R13
SR	R14
PC	R15

Interrupts

In case of a hardware interrupt, the processor expects the address of the interrupt service routine (ISR) on the data bus. In case of a software interrupt (INT-instruction) the ISR address is specified by the dst part of the instruction. When an interrupt occurs, the CPU saves the contents of PC and SP in two shadow-registers which are not software accessible. An ISR must be left with the RTI-instruction. Interrupts can not be nested.

Input/Output

I/O devices are memory mapped, their respective control and data registers occupy the topmost 256 words of memory.

Label	Address	Description
IO$BASE	0xFF00	Start of I/O area
IO$SWITCH_REG	0xFF00	Switch register
IO$TIL_DISPLAY	0xFF01	TIL-display
IO$TIL_MASK	0xFF02	Mask register
IO$KBD_STATE	0xFF03	USB-keyboard state
IO$KBD_DATA	0xFF04	USB-keyboard data
IO$CYC_LO	0xFF08	Cycle counter low
IO$CYC_MID	0xFF09	Cycle counter middle
IO$CYC_HI	0xFF0A	Cycle counter high
IO$CYC_STATE	0xFF0B	Cycle counter status
IO$INS_LO	0xFF0C	Cycle counter low
IO$INS_MID	0xFF0D	Cycle counter middle
IO$INS_HI	0xFF0E	Cycle counter high
IO$INS_STATE	0xFF0F	Cycle counter status
IO$UART_MR1x	0xFF10	UART status register
IO$UART_SRA	0xFF11	UART status register
IO$UART_RHRA	0xFF12	UART receive register
IO$UART_THRA	0xFF13	UART receive register
IO$EAE_OPERAND_0	0xFF18	EAE 1st operand
IO$EAE_OPERAND_1	0xFF19	EAE 2nd operand
IO$EAE_RESULT_LO	0xFF1A	EAE low result
IO$EAE_RESULT_HI	0xFF1B	EAE high result
IO$EAE_CSR	0xFF1C	EAE command & status reg.
IO$SD_ADDR_LO	0xFF20	SD card low addr.
IO$SD_ADDR_HI	0xFF21	SD card high addr.
IO$SD_ADDR_POS	0xFF22	Ptr. to 512 byte bfr.
IO$SD_DATA	0xFF23	Byte in 512 byte bfr.
IO$SD_ERROR	0xFF24	Error code
IO$SD_CSR	0xFF25	Command and status reg.
IO$TIMER_0_PRE	0xFF28	Timer 0 prescaler
IO$TIMER_0_CNT	0xFF28	Timer 0 counter
IO$TIMER_0_INT	0xFF28	Timer 0 ISR addr.
IO$TIMER_1_PRE	0xFF28	Timer 1 prescaler
IO$TIMER_1_CNT	0xFF28	Timer 1 counter
IO$TIMER_1_INT	0xFF28	Timer 1 ISR addr.
VGA$STATE	0xFF30	VGA status register
VGA$CR_X	0xFF31	Cursor X-position
VGA$CR_Y	0xFF32	Cursor y-position
VGA$CHAR	0xFF33	Character code
VGA$OFFS_DISPLAY	0xFF34	Display RAM offset
VGA$OFFS_RW	0xFF35	R/W RAM offset
VGA$HDMI_H_MIN	0xFF36	HDMI min. valid col.
VGA$HDMI_H_MAX	0xFF36	HDMI max. valid col.
VGA$HDMI_V_MAX	0xFF36	HDMI max. valid row