### VGA Controller

#### VGA\$STATE Bits

Bit	Description
11	Enable R/W offset register if set.
10	Enable display offset register if set.
9	Busy (wait for 0 before issuing command).
8	Clear screen (set until completion).
7	Enable VGA controller.
6	Enable hardware cursor.
5	Enable hardware cursor blinking.
4	Hardware cursor mode:
	Small if set, large if cleared.
20	Display color (RGB).

VGA\$CR\_X X coordinate of next char to be displayed.

VGA\$CR\_Y Y coordinate of next char to be displayed.

VGA\$CHAR Writing a byte to this register causes it to be displayed on the current X/Y coordinate on the screen. Reading from this register yields the character at the current display coordinate.

VGA\$OFFS\_DISPLAY This register holds the offset in bytes that is to be used when displaying the video RAM. To scroll one line forward, simply add 0x0050 to this register. For this to work, bit 10 in VGA\$STATE has to be set.

 $VGA\$OFFS_RW$  Similar to  $VGA\$OFFS_DISPLAY$  – controls the offset for read/write accesses to the display memory.

## **USB-Keyboard**

#### IO\$KBD\_STATE

Bit	Description
0	Set if an unread character is available.
1	Key pressed (val in bits 158
$2\dots 4$	Keyboard layout:
	000: US keyboard
	001: German keyboard
57	Key modifier bit mask:
	5: shift, 6: alt, 7: ctrl

### Cycle Counter

#### CYC\$STATE

Bit	Description
0	Reset counter and start counting.
1	1: count, 0: inhibit

### $\mathbf{E}\mathbf{A}\mathbf{E}$

#### IO\$EAE\_CSR

	Bit	Description
Ī	0/1	Operation (MULU, MULS, DIVU, DIVS)
	15	Busy if set

### UART

SUBR:

### IO\$UART\_SRA

Bit	Description
0	Character received.
1	Transmitter ready for next character.

# Code Examples

## Typical Subroutine Call

MOVE ..., R8

RSUB SUBR, 1 ; Call subroutine ...
INCRB ; Get free reg. set ...
DECRB ; Restore reg. set

; Setup parameters

MOVE @R13++, R15 ; RET

# Compute $\sum_{i=0}^{16} 0$ x0010

.ORG 0x8000

XOR RO, RO; Clear RO
MOVE 0x0010, R1; Upper limit
LOOP: ADD R1, RO; One summation
SUB 0x0001, R1; Decrement i
ABRA LOOP, !Z; Loop if not zero

# QNICE programming card

# September 20, 2020

## General

QNICE features 16 bit words, 16 registers, 4 addressing modes, and a 16 bit address space (16 bit words, upper 256 words reserved for memory mapped I/O).

# Registers

All in all there are 16 general purpose registers ( GPRs ) available:

)     R	7 R8	R13	R14	R15
---------	------	-----	-----	-----

R0...R7: GPRs, actually these are a window into a register bank holding  $256 \times 8$  such registers.

R13: Stack pointer (SP).

R14: Statusregister (SR).

R15: Program counter (PC).

# ${\bf Status register}$

rbank		_	V	N	Z	С	Х	1
-------	--	---	---	---	---	---	---	---

1: Always set to 1.

X: 1 if the last result was OxFFFF.

C: Carry flag.

 $Z: 1 ext{ if the last result was } 0x0000.$ 

N: 1 if the last result was negative.

V: 1 if the last operation caused an overflow, i.e. two positive operands yielded a negative result or vice versa.

CPU saves the contents of PC and SP in two shadowregisters which are not software accessible. An ISR must be left with the RTI-instruction. Interrupts can not be nested.

# tuquO/tuquI

 $\rm I/O$  devices are memory mapped, their respective control and data registers occupy the topmost 256 words of memory.

wor bilsv .xsm IMGH	0xFF36	VGA\$HDMI_V_MAX
HDMI max. valid col.	0xFF36	VGA\$HDMI_H_MAX
HDMI min. valid col.	0xFF36	NGA\$HDMI_H_MIN
R/W RAM offset	0xFF35	AGP#OFFS_RW
Display RAM offset	0xFF34	AGP\$OEES_DISPLAY
Character code	0xFF33	VGA\$CHAR
Cursor y-position	0xFF32	ΛGV\$CE-Y
Cursor X-postion	0xFF31	VGA\$CR_X
VGA status register	0xFF30	AGP\$STATE
Timer 1 ISR addr.	0xFF28	IO\$LIWEF-1-INT
Timer 1 counter	0xFF28	IO\$LIWEF-1-CUT
Timer 1 prescaler	0xFF28	IO\$TIMER_1_PRE
Timer 0 ISR addr.	0xFF28	IO\$LIWEF-O-INT
Timer 0 counter	0xFF28	IO\$LIWEF-O-CUT
Timer 0 prescaler	0xFF28	IO\$LIWEE-O-PRE
Command and status reg.	0xFF25	IO\$2D~C2B
Error code	0xFF24	IO\$2D_ERROR
Byte in 512 byte bfr.	0xFF23	ATAC_CI\$0I
Ptr. to 512 byte bfr.	0xFF22	IO\$SD_ADDR_POS
SD card high addr.	0xFF21	IH_ADDA_ASOI
SD card low addr.	0xFF20	IO\$2D_ADDR_LO
EAE command & status reg.	0xFF1C	IO\$EVE~CSK
EAE high result	0xFF1B	IO\$EAE_RESULT_HI
EAE low result	A177x0	IO\$EAE_RESULT_LO
EAE 2nd operand	0xFF19	IO\$EVE-OPERAND_1
EAE 1st operand	0xFF18	IO\$EVE-OPERAND-O
TAAU	0xFF13	AAHT_TAAU\$OI
TAAU	0xFF12	AAHA_TAAU\$OI
rətsigər sutata TAAU	0xFF11	AA2_TAAU\$OI
TAAU status register	0xFF10	x1AM_TAAU\$01
Cycle counter status	0xFF0F	IO\$INS_STATE
Cycle counter high	0xFF0E	IH <sup>-</sup> SNI\$OI
Cycle counter middle	0xFF0D	O#INS_MID
Cycle counter low	0xFF0C	OT <sup>-</sup> SNI\$OI
Cycle counter status	0xFF0B	IO\$CKC_STATE
Cycle counter high	A077x0	IO\$CAC~HI
Cycle counter middle	0xFF09	IO#CAC-WID
Cycle counter low	0xFF08	IO\$CKC <sup>-</sup> FO
USB-keyboard data	0xFF04	IO\$KBD_DATA
USB-keyboard state	0xFF03	IO\$KBD~STATE
Mask register	0xFF02	IO\$TIL_MASK
TIL-display	0xFF01	YAJ42IQ_JIT\$OI
Switch register	0xFF00	IO\$SMITCH_REG
Start of I/O area	0xFF00	IO\$BYZE
Description	ssərbbA	Label
December	1 V	1:7"1

# CMB

The CMP (compare) instruction can be used for signed as well as for unsigned comparisons:

Ţ	0	Ţ	0	src>dst
0	Ι	0	Ţ	src=dst
0	0	0	0	src <dst< td=""></dst<>
Λ	Z	N	Z	
pəugis bəngisnu				
$_{ m Elags}$			Condition	

# Addressing Modes

operand		
memory cell addressed by Rxx as		
Decrement Rxx and then use the	@Rxx	11
then increment Rxx		
the contents of Rxx as operand and		
Use the memory cell addressed by	@Rxx++	10
the contents of Rxx as operand		
Use the memory cell addressed by	ØRxx	10
Use Rxx as operand	Вхх	00
Description	Notation	stid sboM

### Shortcuts

The file  $\tt sysdef.asm$  (part of the monitor) defines some shortcuts which facilitate write- and readability of QNICE assembler code:

RIS	ÞΩ
R14	<b>ม</b> ร
R13	dS
γ ,x AUZA	SYSCALL(x, y)
I , ZIR ARBA	MOP
WONE @BI3++' BI2	RET
Implementation	Sportcut

# Interrupts

In case of a hardware interrupt, the processor expects the address of the interrupt service routine (ISR) on the data bus. In case of a software interrupt (INT-instruction) the ISR address is specified by the dat part of the instruction. When an interrupt occurs, the

The upper eight bits of SR hold the pointer to the register window. Changing the value stored here will yield a different set of GPRs RO...RV which is especially useful for subroutine calls (a stack of registers, so to speak).

## Instruction Set

QNICE features 14 basic instructions, four jump/branch instructions, and four adressing modes.

Relative subroutine call	dat, [!] cond	RSUB	F
Relative branch	dst, [!]cond	ARBA	F
Absolut subroutine call	dst, [!]cond	ASA	F
Absolute branch	dat, [!] cond	ABBA	F
Exchange shadow register	const, dst	EXC	E
Decrement register bank address		DECEB	E
Increment register bank address		INCEB	E
Issue software interrupt	$^{\mathrm{tsp}}$	TNI	E
Return from interrupt		ITA	E
Halt the processor		TJAH	E
		reserved	D
compare arc with dat	src, dst	CWP	ລ
dst == dst =: Jsb	arc, dat	хов	В
dst := dst   src	src, dst	ЯO	A
dst := dst & src	arc, dat	GNA	6
dst := !src	arc, dat	TON	8
((src >> 8) & 0xFF)			
dst := (src << 8) & OxFF00)	arc, dat	<b>GAWS</b>	L
X ot fill with C, shift to X	arc, dat	SHR	9
O ot flink, X, shift to C	arc, dat	THS	9
0 - srs - fsb =: fsb	src, dst	RABC	₽
dst := dst - src	arc, dat	ans	3
<pre>ds + sts + tsb =: tsb</pre>	src, dst	ADDC	2
dst + tab =: tab	src, dst	<b>Q</b> D	τ
dst := src	src, dst	WOVE	0
Effect	Operands	Instr	Opc

## Basic Instructions (opcodes 0...C)

ebom tab	xxr tab	arc mode	src rxx	obcoge
tid 2	tid ₽	tid 2	tid ₽	tid ₽

### Control instructions

ebom tab	xxr tsb	command	obcoqe=E
2 bit	tid ₽	tid 8	tid ₽

## Jumps and Branches

select condition	negate condition	врош	src mode	SIC IXX	4=ebooqo
tid &	tid I	2 bit	3 Pit	tid ₽	tid ₽