VGA Controller

VGA\$STATE Bits

Bit	Description
11	Enable R/W offset register if set.
10	Enable display offset register if set.
9	Busy (wait for 0 before issuing command).
8	Clear screen (set until completion).
7	Enable VGA controller.
6	Enable hardware cursor.
5	Enable hardware cursor blinking.
4	Hardware cursor mode:
	Small if set, large if cleared.
20	Display color (RGB).

VGA\$CR_X X coordinate of next char to be displayed.

VGA\$CR_Y Y coordinate of next char to be displayed.

VGA\$CHAR Writing a byte to this register causes it to be displayed on the current X/Y coordinate on the screen. Reading from this register yields the character at the current display coordinate.

VGA\$OFFS_DISPLAY This register holds the offset in bytes that is to be used when displaying the video RAM. To scroll one line forward, simply add 0x0050 to this register. For this to work, bit 10 in VGA\$STATE has to be set.

 $VGA\$OFFS_RW$ Similar to $VGA\$OFFS_DISPLAY$ – controls the offset for read/write accesses to the display memory.

USB-Keyboard

IO\$KBD_STATE

Bit	Description				
0	Set if an unread character is available.				
1	Key pressed (val in bits 158				
$2\dots 4$	Keyboard layout:				
	000: US keyboard				
	001: German keyboard				
57	Key modifier bit mask:				
	5: shift, 6: alt, 7: ctrl				

Cycle Counter

CYC\$STATE

Bit	Description
0	Reset counter and start counting.
1	1: count, 0: inhibit

EAE

IO\$EAE_CSR

Bit	Description
0/1	Operation (MULU, MULS, DIVU, DIVS)
15	Busy if set

UART

IO\$UART_SRA

Bit	Description
0	Character received.
1	Transmitter ready for next character.

Code Examples

Typical Subroutine Call

MOVE ..., R8 ; Setup parameters ...

RSUB SUBR, 1 ; Call subroutine ...

SUBR: ADD 0x0100, R14 ; Get free reg. set ...

SUB 0x0100, R14 ; Restore reg. set MOVE @R13++, R15 ; RET

Compute $\sum_{i=0}^{16} 0 \times 0010$

.ORG 0x8000

XOR RO, RO; Clear RO
MOVE 0x0010, R1; Upper limit
LOOP: ADD R1, RO; One summation
SUB 0x0001, R1; Decrement i
ABRA LOOP, !Z; Loop if not zero

QNICE programming card

August 17, 2020

General

QNICE features 16 bit words, 16 registers, 4 addressing modes, and a 16 bit address space (16 bit words, upper 256 words reserved for memory mapped I/O).

Registers

All in all there are 16 general purpose registers (GPRs) available:

R()		R7	R8		R13	R14	R15
----	---	--	----	----	--	-----	-----	-----

R0...R7: GPRs, actually these are a window into a register bank holding 256×8 such registers.

R13: Stack pointer (SP).

R14: Statusregister (SR).

R15: Program counter (PC).

Statusregister

rbank	-	_	V	N	Z	C	Х	1

1: Always set to 1.

X: 1 if the last result was OxFFFF.

C: Carry flag.

Z: 1 if the last result was 0x0000.

N: 1 if the last result was negative.

V: 1 if the last operation caused an overflow, i.e. two positive operands yielded a negative result or vice versa.

CPU saves the contents of PC and SP in two shadowregisters which are not software accessible. An ISR must be left with the RTI-instruction. Interrupts can not be nested.

1nq1uO/1uqnI

 $\rm I/O$ devices are memory mapped, their respective control and data registers occupy the topmost 256 words of memory.

wor bilsv .xsm IMGH	0xFF36	VGA\$HDMI_V_MAX
HDMI max. valid col.	0xFF36	VGA\$HDMI_H_MAX
HDMI min. valid col.	0xFF36	NGV\$HDWI-H-WIN
R/W RAM offset	0xFF35	AGV\$OEE2-RW
Display RAM offset	0xFF34	AGP\$OEES_DISPLAY
Character code	0xFF33	VGA\$CHAR
Cursor y-position	0xFF32	ΛGV\$CE-Y
Cursor X-position	0xFF31	ΛGV\$CE-X
VGA status register	0xFF30	AGP\$STATE
Timer 1 ISR addr.	0xFF28	IO\$LIWEETIINL
Timer 1 counter	0xFF28	IO\$LIWEE-1-CNT
Timer 1 prescaler	0xFF28	IO\$TIMER_1_PRE
Timer 0 ISR addr.	0xFF28	IO\$LIWEE-O-INT
Timer 0 counter	0xFF28	IO\$LIWEF-O-CUT
Timer 0 prescaler	0xFF28	IO\$LIWEE-O-PRE
Command and status reg.	0xFF25	IO\$2D~C2B
Error code	0xFF24	IO\$2D_ERROR
Byte in 512 byte bfr.	0xFF23	ATAQ_G2\$01
Ptr. to 512 byte bfr.	0×EESS	IO\$SD_ADDR_POS
SD card high addr.	0xFF21	IH_ADDA_DS\$0I
SD card low addr.	0xFF20	IO\$SD_ADDR_LO
EAE command & status reg.	0xFF1C	IO\$EVE-CSR
EAE high result	0xFF1B	IO\$EVE_RESULT_HI
EAE low result	A144x0	IO\$EVE_RESULT_LO
EAE 2nd operand	0xFF19	IO\$EVE-OPERAND_1
EAE 1st operand	0xFF18	IO\$EYE-OPERAND-O
TAAU receive register	0xFF13	AAHT_TAAU\$OI
TAAU	0xFF12	AAHA_TAAU\$OI
rətsigər sutsta TAAU	0xFF11	AA2_TAAU\$OI
TAAU status register	0xFF10	x1AM_TAAU\$01
Cycle counter status	0xFF0F	IO\$INZ-STATE
Cycle counter high	0×FF0E	IH-SNI\$OI
Cycle counter middle	0xFF0D	GIW-SNI\$OI
Cycle counter low	0xFF0C	OT-SNI\$OI
Cycle counter status	0xFF0B	IO\$CYC_STATE
Cycle counter high	A044x0	IO\$CKC~HI
Cycle counter middle	0xFF09	IO#CAG~WID
Cycle counter low	0xFF08	IO\$CAC~FO
USB-keyboard data	0xFF04	IO\$KBD_DATA
USB-keyboard state	0xFF03	IO\$KBD-STATE
Mask register	0xFF02	IO\$TIL_MASK
TIL-display	0xFF01	YAJ42IQ_JIT\$0I
Switch register	0xFF00	IO\$SMILCH_REG
Start of I/O area	0xFF00	IO\$BYSE
Description	Address	Label
Toitain280(2304PP V	Inde.I

CMB

The CMP (compare) instruction can be used for signed as well as for unsigned comparisons:

Flags				Condition
pəngis bəngisnu			un	
Λ	Z	N	Z	
0	0	0	0	src <dst< td=""></dst<>
0	Ţ	0	Ţ	src=dst
Ţ	0	T (src>dst

səboM gaissərbbA

operand		
memory cell addressed by Rxx as		
Decrement Rxx and then use the	XXA0	11
then increment Rxx		
the contents of Rxx as operand and		
Use the memory cell addressed by	++xxA0	10
the contents of Rxx as operand		
Use the memory cell addressed by	ØRxx	10
Use Rxx as operand	Яхх	00
Description	Notation	stid sboM

Shortcuts

The file sysdef.asm (part of the monitor) defines some shortcuts which facilitate write- and readability of QNICE assembler code:

вте	ÞΩ
₽14	AR
R13	dS
γ ,x AU2A	SKSCALL(x, y)
ABRA R15, 1	NOP
WONE @BI3++' BIE	RET
Implementation	Sportcut

Interrupts

In case of a hardware interrupt, the processor expects the address of the interrupt service routine (ISR) on the data bus. In case of a software interrupt (INT-instruction) the ISR address is specified by the data part of the instruction. When an interrupt occurs, the

The upper eight bits of SR hold the pointer to the register window. Changing the value stored here will yield a different set of GPRs Ro...R7 which is especially useful for subroutine calls (a stack of registers, so to speak).

Instruction Set

QNICE features 14 basic instructions, four jump/branch instructions, three control instructions, and four adressing modes.

Relative subroutine call	dest, [!] cond	RUSA	F
Relative branch	dest, [!] cond	ARBA	F
Absolut subroutine call	dest, [!] cond	ASUS	F
Absolute branch	dest, [!] cond	ARBA	F
Decrement register bank address		DECKB	Е
Increment register bank address		INCEB	E
Issue software interrupt	tsb	INI	E
Return from interrupt		ITA	E
Halt the processor		TJAH	Е
		reserved	D
compare arc with dat	src, dat	CWP	ລ
dst := dst ^ src	src, dat	XOR	В
dst := dst src	src, dat	Я0	A
dst := dst & src	src, dat	GNA	6
dst := !src	arc, dat	TON	8
((src >> 8) & OxFF)			
dst := ((src << 8) & OxFF00)	src, dat	AMR	
dst >> src, fill with C, shift to X*	src, dat	SHR	9
dst << src, fill with X, shift to C*	arc, dat	THS	9
D - src - tab =: tab	src, dat	RABC	₽
dst := dst - src	src, dat	ans	3
D + STC + Jab =: Jab	src, dat	ADDC	2
dst := dst + src	arc, dat	ADD	I
dst := src	src, dst	WOVE	0
Effect	Operands	ıtsuI	Opc

*) The shift instructions only change C or X and leave the remaining condition bits in the status register unchanged. Basic Instructions (opcodes 0..C)

l ⊅	tid 2	tid ₽	tid ₽

abom tab	dst rxx	src mode	SIC IXX	obcoge
tid 2	tid ₽	tid 2	tid ₽	tid ₽

Control instructions

abom tab	xxr tab	command	obcoqe=E
2 bit	tid ₽	tid 8	tid ₽

Jumps and Branches

condition	condition	тоде	src mode	SIC IXX	obcoqe=E
toeles	negate				
3 bit	tid 1	2 bit	3 bit	tid ₽	tid ₽