VGA Controller

VGA\$STATE Bits

Bit	Description
11	Enable R/W offset register if set.
10	Enable display offset register if set.
9	Busy (wait for 0 before issuing command).
8	Clear screen (set until completion).
7	Enable VGA controller.
6	Enable hardware cursor.
5	Enable hardware cursor blinking.
4	Hardware cursor mode:
	Small if set, large if cleared.
20	Display color (RGB).

VGA\$CR_X X coordinate of next char to be displayed.

VGA\$CR_Y Y coordinate of next char to be displayed.

VGA\$CHAR Writing a byte to this register causes it to be displayed on the current X/Y coordinate on the screen. Reading from this register yields the character at the current display coordinate.

VGA\$OFFS_DISPLAY This register holds the offset in bytes that is to be used when displaying the video RAM. To scroll one line forward, simply add 0x0050 to this register. For this to work, bit 10 in VGA\$STATE has to be set.

 $VGA\$OFFS_RW$ Similar to $VGA\$OFFS_DISPLAY$ — controls the offset for read/write accesses to the display memory.

USB-Keyboard

IO\$KBD_STATE

Bit	Description
0	Set if an unread character is available.
1	Key pressed (val in bits 158
$2 \dots 4$	Keyboard layout:
	000: US keyboard
	001: German keyboard
57	Key modifier bit mask:
	5: shift, 6: alt, 7: ctrl

Cycle Counter

CYC\$STATE

Bit	Description
0	Reset counter and start counting.
1	1: count, 0: inhibit

EAE

IO\$EAE_CSR

Bit	Description
0/1 15	Operation (MULU, MULS, DIVU, DIVS) Busy if set

UART

IO\$UART_SRA

Bit	Description
0	Character received.
1	Transmitter ready for next character.

Code Examples

Typical Subroutine Call

MOVE ..., R8 ; Setup parameters ...

RSUB SUBR, 1 ; Call subroutine ...

SUBR: INCRB ; Get free reg. set ...

DECRB ; Restore reg. set MOVE @R13++, R15 ; RET

Compute $\sum_{i=0}^{16} 0$ x0010

LOOP:

.ORG 0x8000

XOR RO, RO; Clear RO
MOVE 0x0010, R1; Upper limit
ADD R1, RO; One summation
SUB 0x0001, R1; Decrement i
ABRA LOOP, !Z; Loop if not zero
HALT

QNICE programming card

ISA v1.7

November 5, 2020

General

QNICE features 16 bit words, 16 registers, 4 addressing modes, and a 16 bit address space (16 bit words, upper 256 words reserved for memory mapped I/O).

Registers

All in all there are 16 general purpose registers (GPRs) available:

RΛ	 R7	R.Q.	R13	R1/1	R15
l vo	 n,	no	 LI3	LI4	LI3

R0...R7: GPRs, actually these are a window into a register bank holding 256×8 such registers.

R13: Stack pointer (SP).

R14: Statusregister (SR).

R15: Program counter (PC).

Statusregister

rbank — —	V	N	Z	С	Х	1
-----------	---	---	---	---	---	---

- 1: Always set to 1.
- X: Used by shift instructions only.
- C: Carry flag.
- Z: 1 if the last result was 0x0000.
- N: 1 if the last result was negative.
- V: 1 if the last operation caused an overflow, i.e. two positive operands yielded a negative result or vice versa.

Interrupts can not be nested. tion. An ISR must be left with the RTI-instruction. registers which can be accessed with the EXC instruc-CPU saves the contents of R8 to R15 in eight shadow

tuqtuO\tuqnI

of memory. trol and data registers occupy the topmost 256 words I/O devices are memory mapped, their respective con-

wor bilsv .xsm IMGH	0xFF36	VGA\$HDMI_V_MAX
HDMI max. valid col.	0xFF36	VGA\$HDMI_H_MAX
HDMI min. valid col.	0xFF36	VGA\$HDMI_H_MIN
R/W RAM offset	0xFF35	AGV\$OEE2-RW
Display RAM offset	0xFF34	AGP\$OFFS_DISPLAY
Character code	0xFF33	VGA\$CHAR
Cursor y-position	0xFF32	ΛG¥\$CE-Y
Cursor X-postion	0xFF31	VGA\$CR_X
vGA status register	0xFF30	AGA\$STATE
Timer 1 ISR addr.	0xFF28	IO\$LIWEE_1_INT
Timer 1 counter	0xFF28	IO\$LIWEF-1-CNT
Timer l prescaler	0xFF28	IO\$TIMER_1_PRE
Timer 0 ISR addr.	0xFF28	IO\$LIWEE-0-INT
Timer 0 counter	0xFF28	IO\$LIWEF-O-CUT
Timer 0 prescaler	0xFF28	IO\$LIWEE-O-PRE
Command and status reg.	0xFF25	IO\$SD~GSB
Error code	0xFF24	IO\$2D_ERROR
Byte in 512 byte bfr.	0xFF23	ATAQ_G2\$0I
Ptr. to 512 byte bfr.	0xFF22	IO\$SD_ADDR_POS
SD card high addr.	0xFF21	IH_ADDA_ABDI
SD card low addr.	0xFF20	IO\$2D_ADDR_LO
EAE command & status reg.	0xFF1C	IO\$EVE~CSK
HAE high result	0xFF1B	IO\$EVE_RESULT_HI
EAE low result	0xFF1A	IO\$EVE_RESULT_LO
EAE 2nd operand	0xFF19	IO\$EVE-OPERAND_1
EAE 1st operand	0xFF18	IO\$EVE-OPERAND-O
rətsigər əviəcər TAAU	0xFF13	AAHT_TAAU\$OI
rətsigər əviəcər TAAU	0xFF12	AAHA_TAAU\$OI
rətsigər sutsta TAAU	OXFF11	AA2_TAAU\$OI
rətsigər sutsta TAAU	0xFF10	x1AM_TAAU\$OI
Cycle counter status	0xFF0F	IO\$INS_STATE
Cycle counter high	0xFF0E	IH-SNI\$OI
Cycle counter middle	0xFF0D	IO\$INS~WID
Cycle counter low	0xFF0C	IO\$INS ⁻ TO
Cycle counter status	0xFF0B	IO\$CKC_STATE
Cycle counter high	A044x0	IO\$CAC~HI
Cycle counter middle	0xFF09	IO\$CKC~WID
Cycle counter low	0xFF08	IO\$CAC ⁻ TO
USB-keyboard data	0xFF04	IO\$KBD_DATA
USB-keyboard state	0xFF03	IO\$KBD~STATE
Mask register	0xFF02	IO\$TIL_MASK
TIL-display	0xFF01	YAJ4SIQ_JIT#01
Switch register	0xFF00	IO\$2MILCH ⁻ KEG
Start of I/O area	0xFF00	IO\$BYZE
Description	Address	Label

condition is not met! only this case R15 is incremented anyways even if the call instruction i. e. the operand is QR15++. In this and is stored in the word following the branch/subroutine

CMP

as well as for unsigned comparisons: The CMP (compare) instruction can be used for signed

Ţ	0	Ţ	0	src>dst
0	Ţ	0	Ţ	src=dst
0	0	0	0	src <dst< td=""></dst<>
Λ	Z	N	Z	
bəngis bəngiznu				
	S	Condition		

səbol gaissərbbA

·		
operand		
memory cell addressed by Rxx as		
Decrement Rxx and then use the	QRxx	11
then increment Rxx		
the contents of Rxx as operand and		
Use the memory cell addressed by	#+xx#Ø	10
the contents of Rxx as operand		
Use the memory cell addressed by	ØRxx	10
Use Rxx as operand	Вхх	00
Description	Notation	stid sboM

Shortcuts

of QNICE assembler code: some shortcuts which facilitate write- and readability The file sysdef.asm (part of the monitor) defines

В15	ЪС
R14	RR
ятз	dS
γ, x BUSA	SKSCALL(x, y)
ABRA R15, 1	MOP
WONE @B13++' B12	RET
Implementation	Shortcut

sıdnıləşut

part of the instruction. When an interrupt occurs, the retruction) the ISR address is specified by the dat the data bus. In case of a software interrupt (INTthe address of the interrupt service routine (ISR) on In case of a hardware interrupt, the processor expects

> for subroutine calls (a stack of registers, so to speak). different set of GPRs RO... R7 which is especially useful ter window. Changing the value stored here will yield a The upper eight bits of SR hold the pointer to the regis-

Instruction Set

tions, and four adressing modes. jump/branch instructions, three control instruc-QVICE features 14 basic instructions,

Relative subroutine call	src, [!]cond	RSUB	F
Relative branch	src, [!]cond	ARAR	F
Absolut subroutine call	src, [!]cond	AUSA	F
Absolute branch	src, [!]cond	ARBA	F
Exchange shadow register	tab , tamoo	EXC	E
Decrement register bank address		DECEB	E
Increment register bank address		INCEB	E
Issue software interrupt	dst	TNI	E
Return from interrupt		ITA	Е
Halt the processor		TJAH	Е
		reserved	D
compare arc with dat	arc, dat	CWP	ລ
dst := dst ^ src	src, dst	яох	В
dst := dst src	src, dst	Я0	A
dst := dst & src	arc, dat	GNA	6
dst := !src	src, dst	TON	8
((src >> 8) & 0xFF)			
dst := ((src << 8) & 0xFF00)	arc, dat	AAW S	
dst >> src, fill with C, shift to X	arc, dat	HR	9
dst << src, fill with X, shift to C	src, dst	THS	9
det := dst - src - C	arc, dat	SUBC	₽
dst := dst - src	arc, dat	ans	3
dst := dst + src + C	src, dst	ADDC	2
dst := dst + src	src, dst	ΦD	Ţ
dst := src	arc, dat	WOVE	0
Effect	Operands	Instr	Opc

Basic Instructions (opcodes 0..C)

abom tab	dst rxx	src mode	src rxx	obcoge
2 bit	tid ₽	3 bit	tid ₽	tid ₽

Control instructions

abom tab	xxr tab	command	obcoqe=E
2 bit	tid ₽	tid 8	tid ₽

Subroutine calls and branches

condition	condition	торош	src mode	SIC IXX	opcode=F
seject	negate				
3 bit	fid 1	tid 2	2 bit	tid ₽	tid ₽

tion address or a constant displacement, the constant Note: In the most common case of a constant destina-