Reference Schematics For RK3588S

RK3588S_Tablet_Demo_SCH

Main Functions Introduction

1) Charger: 1Cell Battery_QC

2) PMIC: 1 x RK806-1+DiscretePower

3) RAM: 2 x 32bits LPDDR4/4x 4) ROM: eMMC5.1(Default)

5) Support: 1 x Type-C 3.0(with DP function)

6) Support: 1 x 4Lanes MIPI D/CPHY RX Camera

7) Support: 1 x 2Lanes MIPI DPHY RX Camera

8) Support: 1 x 4Lanes MIPI D/CPHY TX

9) Support: a/b/g/n/ac/ax 2T2R WIFI(PCIE) + BT5.0

11) Support: 1 x Headphone + 2 x Speaker out + 1 x Analog MIC

12) Support: 2 x PDM MIC Array

13) Support: Gyroscope+G-sensor+Ambient Light+Proximity

Rockchip Confidential

Rac	Rockchip Electronics Co., Ltd						
Project:	: RK3588S_Demo						
File:	00.Cove	00.Cover Page					
Date:	Friday, January 07, 2022 Rev: V10						
Designed by:	Joseph	Reviewed by:	<checker></checker>	Sheet:	1 of 32		

5

Table of Content

rable of	Content
Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram_PoweTree-1cell
Page 5	05.System Power Sequence
Page 6	06.Lower-Speed Bus Map
Page 7	07.USB Controller Configure Tab
Page 8	08.PCIE Fun Map
Page 9	10.RK3588S_Power/GND
Page 10	11.RK3588S_OSC/PLL/PMUIO
Page 11	12.RK3588S DDR Controler
Page 12	13.RK3588S Flash/SD Controller
Page 13	14.RK3588S_USB20/USB30/DP PHY
Page 14	15.RK3588S_SARADC/1.8V GPIO
Page 15	16.RK3588S_MIPI Interface
Page 16	17.RK3588S_HDMI/eDP Interface
Page 17	18.RK3588S PCIE2/SATA3/USB3 PHY
Page 18	19.RK3588S GPIO
Page 19	20.Power_1Cell_QC
Page 20	22.Power-PMIC_RK806-1
Page 21	23.Power_Ext Discrete
Page 22	24.RTC
Page 23	38.DRAM-LPDDR4/4X_200P_2X32bit
Page 24	40.eMMC Flash
Page 25	46.VI-Camera MIPI CSI0-RX
Page 26	47.VI-Camera_MIPI-DPHY-RX
Page 27	55.VO-MIPI DPHY-TX
Page 28	63.WIFI/BT-PCIe_2T2R(AP6275PR3)
Page 29	70.Audio Codec-ES8388
Page 30	90.Sensor
Page 31	92.KEY Array
Page 32	93.Debug UART/JTAG Port
Page 33	
Page 34	
Page 35	
Page 36	
Page 37	
Page 38	
Page 39	
Page 40	
Page 41	
Page 42	
Page 43	
Page 44	
Page 45	
Page 46	
Page 47	
Page 48	
Page 49	
Page 50	
Page 51	
Page 52	

Note

The power suffix S0 or S3 means:

S3: Keep power On during sleeping

S0:Power off during sleeping

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

Notes

Component parameter description

1. DNP stands for component not mounted temporarily

2. If Value or option is DNP, which means the area is reserved without being mounted

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

Rockchip Confidential

Rockchip Electronics Co., Ltd


Project: RK3588S_Demo 01.Index and Notes Friday, January 07, 2022 Designed by: Joseph Reviewed by: <Checker> Sheet: 2 of 32

Revision History


Version	Date	Ву	Change Dsecription	Approved
V1.0	2022-01-05	Joseph.Wei	1:Revision preliminary version	
V1.1	2022-02-18	Joseph.Wei	1.C1604,C1612的电容改成1uF/4V。 2.为了减少待机功耗,将PMUIO2电源域改成1.8V,此IO域对应外设IO电压相应修改 3.把L2203,L2205,L2207,L2300,L2301,L2302电感由0.22uH(TDK)改为 0.24uH(Sunlord); L2201的电感由0.22uH(TDK)改为0.22uH (Sunlord),封装IND_404020。	

Rac	kch	Po	ckchip Ele	ctronic	s Co., Ltd		
Project:	RK3588	S_Demo					
File:	02.Revi	02.Revision History					
Date:	Wednesday, February 23, 2022 Rev: V10						
Designed by:	Joseph	Reviewed by:	Sheet:	3 of 32			

RK3588S Tablet Demo Block Diagram for 1-Cell Charger



Power tree for 1-Cell Charger





Power Sequence


	, 0	. 1	2	3	4	, 5	6	. 7	, 8	9	19
VBUS_TYPEC	$\overline{}$										
VCC_SYSIN		_									
VCC_1V1_NLDO_S3 VCC_2V0_PLDO_S3											-
VDD_LOG_S0				\int_{-}^{-}							
VDD_0V75_S3 VDD_0V75_S0				\int							
VDDA_0V75_S0											
VDDA_0V85_S0											
VDD_DDR_S0 VDDA_DDR_PLL_S0											_
VDD_CPU_LIT_S0											-
VCC_1V8_S3 VCC_1V8_S0					\int_{-}^{-}						
VCCA_1V8_S0					\int_{-}^{-}						
VCCA1V8_PLDO6_S.	3				\int						
VDD2 DDR S3						\int_{-}^{-}					
AVDD_1V2_S0						\int					
VDD2L_0V9_DDR_S.	3						\int				
VDD_GPU_S0							\int				
VDD_VDENC_S0							$\overline{}$				
VCCA_3V3_S0 VCC_3V3_S3								\mathcal{I}			
VCCIO_SD_S0								$\sqrt{}$			
VDDQ_DDR_S0								\int			_
VCC_3V3_SD_S0											-
VDD_CPU_BIG0_S0									$\overline{}$		
VDD_CPU_BIG1_S0									$\overline{}$		-
VDD_NPU_S0									$\overline{}$		-
VCC_1V2_CAM											
VCC_1V8_CAM_SO											
VCC_2V8_CAM_S0											
RESET											

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Curren
VCC SYSIN	RK806-1 BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1 BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1 BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_PLD01	0.5A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO_S3	RK806-1_PLDO2	0.3A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_PLD05	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_NLD01	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
VCC 1V1_NLDO_S3	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_TVT_NLDO_33	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_CPU_BIGO_SO	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC SYSIN	EXT_BUCK or LDO	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC SYSIN	LDO	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD


IO Power Domain Map


				_	
IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N36 N37	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin V37 Y37 Pin V35 V36	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_53 VCC_1V8_53	1.8V 1.8V
EMMCIO	Pin AC35 Pin AC36	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCI01	Pin H31	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AK11 Pin AK10	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC IO SD	1.8V 1.8V/3.3V
VCCI04	Pin G27 G28 Pin G31	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC 3V3 S0	1.8V 1.8V
VCCI05	Pin AF35 AF36 Pin AC33 AC34	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_1V8_S0	1.8V 1.8V
VCCI06	Pin AJ34 Pin AL33 AM33	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	1.8V 3.3V


Rac	kch	Ro	ckchip Elec	tronics	Co., Ltd	
Project:	RK3588S	RK3588S_Demo				
File:	05.Syste	m Power S	equence			
Date:	Monday, Jar	uary 24, 2022		Rev:	V10	
Designed by:	Joseph	Reviewed by:	<checker></checker>	Sheet:	5 of 32	





Controller	Pin Name	Type-C	DPx4Lane	+USB20 OTG	USB30 OTG+DPx2	Lane Function	USB20 OTG+DPx2	Lane Function	USB20 OTG+DPx	Lane Function				
Name						Function	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2
	TYPECO_SBU1/DPO_AUXP TYPECO_SBU2/DPO_AUXN	TYPECO_SBU1 TYPECO_SBU2	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN				
USB30 OTG0	TYPECO_SSRX1P/DPO_TX0P TYPECO_SSRX1N/DPO_TX0N	TYPECO_SSRXIP TYPECO_SSRXIN	DPO_TXOP DPO_TXON	DPO_TX2P DPO_TX2N	TYPECO_SSRX1P TYPECO_SSRX1N	DPO_TXOP DPO_TXON	DPO_TXOP DPO_TXON		DPO_TXOP DPO_TXON	DP0_TX2P DP0_TX2N				
Device or Host	TYPECO_SSTXIP/DPO_TXIP TYPECO_SSTXIN/DPO_TXIN	TYPECO_SSTXIP TYPECO_SSTXIN	DPO_TXIP DPO_TXIN	DPO_TX3P DPO_TX3N	TYPECO_SSTXIP TYPECO_SSTXIN	DPO_TXIP DPO_TXIN	DPO_TXIP DPO_TXIN		DPO_TXIP DPO_TXIN	DPO_TX3P DPO_TX3N				
	TYPECO_SSRX2P/DPO_TX2P TYPECO_SSRX2N/DPO_TX2N	TYPECO_SSRX2P TYPECO_SSRX2N	DPO_TX2P DPO_TX2N	DPO_TXOP DPO_TXON	DPO_TX2P DPO_TX2N	TYPECO_SSRX2P TYPECO_SSRX2N	_	DP0_TX2P DP0_TX2N	DP0_TX2P DP0_TX2N	DPO_TXOP DPO_TXON				
	TYPECO_SSTX2P/DPO_TX3P TYPECO_SSTX2N/DPO_TX3N	TYPECO_SSTX2P TYPECO_SSTX2N	DPO_TX3P DPO_TX3N	DPO_TXIP DPO_TXIN	DPO_TX3P DPO_TX3N	TYPECO SSTX2P TYPECO SSTX2N		DP0_TX3P DP0_TX3N	DPO_TX3P DPO_TX3N	DPO_TXIP DPO_TXIN				
USB20 OTG0 Device or Host	TYPECO_USB2O_OTG_DP TYPECO_USB2O_OTG_DM	TYPECO USB20 OTG DP TYPECO USB20 OTG DM	TYPECO USB TYPECO USB	20 OTG DP 20 OTG DM	TYPECO USB20 OTG DP TYPECO USB20 OTG DM	TYPECO USB20 OTG DP TYPECO USB20 OTG DM	TYPECO USB20 OTG DP TYPECO USB20 OTG DM	TYPECO USB20 OTG DP TYPECO USB20 OTG DM	TYPECO USB20 OTG DP TYPECO USB20 OTG DM	TYPECO USB20 OTG I				
				TION1 0 HOST	OPTION2 USB30 HOST									
USB30 OTG2	PCIE20 2 TXP/SATA30 2 TXP/USB30 2 SSTXP PCIE20 2 TXN/SATA30 2		USB30_ HeB30	2_SSTXP 2_SSTXN	USB30_2_SSTXP USB30_2_SSTXN									
Device of Host	TXN/USB30_2_SSTXN PCIE20 2 RXP/SATA30 2						!							
	PCIE20 2 RXP/SATA30 2 RXP/USB30 2 SSRXP PCIE20 2 RXN/SATA30 2 RXN/USB30 2 SSRXN		usn30 usn30	2 SSRXP 2 SSRXN	USB30 2 SSRXP USB30 2 SSRXN									
USB20 HOSTO	USB20_BOST0_DP USB20_BOST0_DM		USB20 USB20	HOSTO DP HOSTO DM			Note:							
USB20 HOST1	USB20_BOST1_DP USB20_BOST1_DM				USB20_HOST1_DP USB20_HOST1_DM		Note: DF Lane swap enable 0:Lane0/1/2/3 TXDsta mapping to Lane0/1/2/3 TXDF/N							












Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: ROCSESS, Demo

Flic: 87.USB Controller Configure Tab



PCIe Controller Configure Table

Controller	Data & Clk	Control CDTO	
Name	CLK LANE	DATA LANE	Control GPIO
PCIE20X1_1	PCIE20_2_REFCLKP	PCIE20_2_TX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
RC	PCIE20_2_REFCLKN	PCIE20_2_RX	
PCIE20X1_2	PCIE20 0 REFCLKP	PCIE20 0 TX	PCIE20X1 2 CLKREQ M* PCIE20X1 2 WAKEN M* PCIE20X1 2 WAKEN M* PCIE20X1 2 PERSTN M* PCIE20X1 2 BUTTON RSTN
RC	PCIE20 0 REFCLKN	PCIE20 0 TX	

PCIe2.0 REFCLK

RK3588S 100MHz PCIe Con

Note:


PCIE20_*_REFCLKP/N is output or input gpio M*=Mean to M0 or M1 or M2,It's the same source,Just multiplex to M0 or M1 or M2,Only use one at the same time.

Rockchip Confidential

Rad	kchip	Rockchip Electronics Co., Ltd
Project:	RK3588S_Dem	0
File:	08.PCIE Fun Ma	ар
	1	


Designed by: Joseph Reviewed by: <Checker> Sheet: 8 of 32


RK3588S (Power&Gnd) VDD_GPU_S0 VDD_CPU_BIGO_SO CPU_BIGO VDD_CFU_BIGO J | C1005 | C1000 | C1070 | C1071 | C1072 | C1072 | C1001 | C100 C1051 22uF 25R 10V C0603 C0603 1004 C1005 100F 100F X5R X5R X5R 10V C0201 C0201 VDD_LOGIC_S0 VDD_CPU_BIG1_S0 LOGIC CPU_BIG1 C1013 1uF C0201 X5R 4V C1012 22uF X5R 6.3V C0603 C1056 22uF X5R 10V C0603 VDD_CPU_LIT_S0 VDD_VDENC_S0 CPU_LIT C1060 C1061 22uF 22uF X5R 10V X5R 10V C0603 C0603 VDD_NPU_S0 C1043 100nF X5R N 10V C0201 The Caps between green line and U1000 should be placed under the U1000 package.Other caps should be placed close to the U1000 package




Rac	kch	P Ro	ckchip Ele	ctronic	s Co., Ltd		
Project:	RK35885	RK3588S_Demo					
File:	10.RK35	88S_Powe	er/GND				
Date:	Friday, Jan	uary 07, 2022		Rev:	V10		
Designed by:	Joseph	Reviewed by:	<checker></checker>	Sheet	9 of 32		

	10.RK33003_POWel/GND					
	Friday, January 07, 2022			Rev:	V10	
d by:	Joseph	Reviewed by:	<checker></checker>	Sheet	9 of 32	





RK3588S (EMMCIO Domain)



RK3588S (VCCIO2 Domain)



Note

Caps of between dashed green lines and U1000 should be placed under the U1000 package

-≪ ≫eMMC_D0

--≪ ≫eMMC_D3

--≪ ≫eMMC_D6

→ SeMMC_CMD


Rockchip Confidential


	Rac	kchip	Rockchip Electronics Co., Ltd		
	Project:	RK3588S_Dem	0		
	File:	42 DV25000 EL	lach/SD Controller		

 File:
 13.RK3588S Flash/SD Controller


 Date:
 Wednesday, January 12, 2022
 Rev:
 V10


 Designed by:
 Joseph
 Reviewed by:
 <Checker>
 Sheet
 12 of 32





RK3588S (VCCIO1 Domain)





MIPI_CSI_RX_D0-1

MIPI_CSI_RX_CLK0

MIPI_CSI_RX_D2-3

MIPI_CSI_RX_CLK1

Note:

Option2

When in single clock lane mode, CLKOF/ON is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLKOF/ON is the clock lane of Data lane0 and Data lane1, while CLKIF/IN is the clock lane of Data lane2 and Data lane3.


Sensor1 x2Lane


Sensor2 x2Lane

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

RK3588S (MIPI D/C PHY0)





Rockchip Confidential Rockchip Electronics Co., Ltd

Project: RK3588S_Demo 16.RK3588S_MIPI Interface
 Date:
 Monday, February 21, 2022
 Rev:
 V10


 Designed by:
 Joseph
 Reviewed by:
 <Checker>
 Sheet
 15 of 32

RK3588S(HDMI2.1 TX/eDP1.3 TX) | Note: The HDMI2.1 trace length is less than 100mm. eDP TX HDMI TX The HDMI2.1 differential trace impedance is 100 OHM. 100 Ohm ±10% 100 Ohm ±10% HDMI TX/eDP1.3 MUX Port0 HDMI:V2.1 12Gbps eDP: V1.3 5.4Gbps HDMI TXO DOP/EDP TXO DOP HDMI TXO DON/EDP TXO DON HDMI TX0 D1P/EDP TX0 D1P BB5 HDMI TXO D1N/EDP TXO D1N HDMI TX0 D2P/EDP TX0 D2P HDMI TX0 D2N/EDP TX0 D2N HDMI_TX0_D3P/EDP_TX0_D3P HDMI_TX0_D3N/EDP_TX0_D3N HDMI TX0 SBDP/EDP TX0 AUXP HDMI TXO SBDN/EDP TXO AUXN AY3 HDMI/eDP TX0 REXT R1708 1 HDMI/eDP TX0 REXT VDDA 0V75 S0 AM13 HDMI/EDP TX0 VDD 0V75 1 POWER HDMI/EDP TX0 VDD 0V75 2 100nF 4.7uF X5R 10V 6.3V C0201 C0402 HDMI/EDP TX0 AVDD 0V75 C1712 Note: 1uF ____ 100nF X5R If not used: X5R 4V 10V Signal: leave floating C0201 - C0201 Power: Floating or tie to VSS VCCA 1V8 S0 HDMI/EDP TX0 VDD IO 1V8 C1713 HDMI/EDP TX0 VDD CMN 1V8 100nF 4.7uF X5R X5R Caps of between dashed green lines and U1000 10V 6.3V should be placed under the U1000 package C0201 C0402 **Rockchip Confidential** Rockchip Electronics Co., Ltd Project: RK3588S Demo File: 17.RK3588S HDMI/eDP Interface Friday, January 07, 2022 Designed by: Sheet: 16 of 32

Joseph

Reviewed by: <Checker>


RK3588S (PCIE20/SATA30/USB30)





PCIe2.0 PHY


Controller	Data & Clk	Garatura 1 GDTO		
Name	CLK LANE	DATA LANE	Control GPIO	
PCIE20X1_1	PCIE20 2 REFCLKP	PCIE20 2 TX	PCIE20X1_1_CLKREQ_M* PCIE20X1_I_WAKEN_M* PCIE20X1_I_PERSTN_M* PCIE20X1_I_BUTTON_RSTN	
RC	PCIE20_2 REFCLKN	PCIE20 2 TX		
PCIE20X1_2	PCIE20 0 REFCLKP	PCIE20 0 TX	PCIE20X1 2 CLKREO M* PCIE20XI 2 WAKEN M* PCIE20XI 2 PERSTN M* PCIE20XI 2 BUTTON_RSTN	
RC	PCIE20 0 REFCLKN	PCIE20_0_RX		

Rac	kch	Po Ro	Rockchip Electronics Co., Ltd			
Project: RK3588S_Demo						
File:	18.RK3588S PCIE2/SATA3/USB3 PHY					
Date:	Friday, January 07, 2022			Rev:	V10	
Designed by:	Joseph	Reviewed by:	<checker></checker>	Sheet:	17 of 32	

















Address:Read A3H, Write A2H


Rockchip Confidential


Rockchip Electronics Co., Ltd						
Project:	RK3588S_Demo					
File:	24.RTC					
Date:	Friday, January 07, 2022			Rev:	V10	
Designed by:	Joseph	Reviewed by:	<checker></checker>	Sheet:	22 of 32	


4











PCIe WIFI6/BT Module-2T2R

