密级状态: 绝密() 秘密() 内部资料() 公开(√)



更改记录

版本	修改人	修改日期	修改说明	备注
V1.1	福州硬件开发中心	2022.03.31	首次发布	
V1.2	福州硬件开发中心	2022.08.29	1) 电源稳波测试数据更新。PAGE6 2) 上电时序测试更新为RK806-1。PAGE7 3) 更新核心模块的极限电流表。PAGE12	
V1.3	福州硬件开发中心	2023.02.15	1)更新RGMII的测试表格。PAGE44	

CON TENTS

- 01 电源纹波测试
- 02 上电时序测试
- 03 功耗测试
- 04 LPDDR4
- 05 LPDDR5
- 06 EMMC
- 07 PCIE3.0
- 08 PCIE2. 0
- 09 SATA3.0
- 10 HDMITX

CON TENTS

- 11 TYPEC DP
- 12 e D P
- 13) MIPI D/C PHY
- 14 MIPI DPHY
- 15 USB3.0
- 16 USB2.0
- 17 RGMII
- 18 SDMMC
- 19 SPDIF
- 20 UART

CON TENTS

21 | 128

22 PDM

23 I 2 C

01 电源纹波测试



测试条件:

测试环境: RK3588 EVB, 环境温度24℃, TSADC最高75℃。

测试场景: Antutu8.4.3, stress apptest。

测试要求:打开余辉功能,示波器通道500,关闭带宽限制。

测试结果:


山海友华	Voltage	纹	波(mV)		测导权权具 /女许		
电源名称	Average (mV)	峰峰值	上冲	下陷	测试场场景/备注		
VDD_CPU_BIGO	975.1	<u>52. 1</u>	17.3	34.8	Antutu8. 4. 3		
VDD_CPU_BIG1	975. 47	46. 2	15.63	30. 57	Antutu8. 4. 3		
VDD_CPU_LIT	<u>875. 87</u>	<u>30. 6</u>	12.53	18.07	Antutu8. 4. 3		
VDD_GPU	<u>796. 07</u>	<u>71. 9</u>	34.13 37.77		Antutu8. 4. 3		
VDD_NPU	<u>771. 23</u>	<u>35. 6</u>	18.37	17.23	mobilenet_v1模型(频率1GHz)		
VDD_LOG	708.13	<u>13.8</u>	6.47	7.33	Antutu8. 4. 3		
VDD_VDENC	<u>723. 35</u>	<u>15</u>	6.96	<u>8.04</u>	编解码600M		
VDD2_DDR_S3	<u>1068.5</u>	<u>30</u>	12.3	17.7	Antutu8. 4. 3		
VDD_DDR_S0	<u>815. 41</u>	<u>45</u>	24. 39	20, 61	Antutu8. 4. 3		
VDDQ_DDR_S0	<u>583. 88</u>	<u>17. 5</u>	6.62	10.88	Antutu8. 4. 3		
VCC_1V8_S3	<u>1750. 4</u>	<u>21. 9</u>	<u>9. 6</u>	12.3	Antutu8. 4. 3		
VCC_3V3_S3	<u>3223. 1</u>	13.1	<u>4. 8</u>	<u>8.3</u>	Antutu8. 4. 3		
VCC_1V1_NLDO	<u>1072</u>	<u>14. 4</u>	7.3	7.1	Antutu8. 4. 3		
VCC_2VO_PLDO	<u>1945. 8</u>	<u>18. 1</u>	10.3	<u>7. 8</u>	Antutu8. 4. 3		
VCCA_1V8_S0	<u>1752. 5</u>	<u>9. 4</u>	Λ	/	stressapptest+USB30数据拷贝		
VCC_1V8_S0	<u>1761. 6</u>	11.3] \		stressapptest+两路HDMI TX显示		
VDDA_1V2_S0	<u>1162.8</u>	11.3] \		stressapptest		
VCCA_3V3_S0	<u>3196.8</u>	<u>22. 5</u>			stressapptest+USB20数据拷贝		
VDD_0V75_S3	<u>723. 05</u>	<u>19. 4</u>			stressapptest		
VDDA_DDR_PLL_SO	<u>820. 46</u>	7] \		stressapptest		
VDDA_0V75_S0	740.8	<u>7. 9</u>	可	茶填	stressapptest+两路HDMI TX显示 +USB20数据拷贝		
VDDA OV85 SO	812. 45	6.3	1 /		stressapptest+USB30数据拷贝		
VDD_0V75_S0	723. 07	5. 6	1 /		stressapptest+MIPI CSI显示		
			1 /				
			1/				
			1/	/			




测试环境: RK3588 NVR DEMO, 单RK806-1























RK3588各个核心模块的极限电流如下:

RK3588核心模块极限电流(高温)参考

测试条件: 芯片结温100℃;

注意:以下数据为内部研发板上的测试数据,仅供设计参考,不代表芯片的最终能力。功耗与产品实际应用场景强相关,如需深度优化,可与技术支持人员进一步探讨;

	电源网络	电压 (V)	峰值电流 (A)	峰值功率 (▼)	备注
	VDD_CPU_BIGO_SO	0.980	4.00	3.92	频率2400MHz
	VDD_CPU_BIG1_SO	0.980	4.00	3.92	频率2400MHz
核心模块	VDD_CPU_LIT_SO	0.950	3.00	2.85	频率1800MHz
极限电流	VDD_LOG_S0	0.750	2.50	1.88	
	VDD_GPU_SO	0.850	6.50	5.53	频率1000MHz
	VDD_NPU_SO	0.850	4.00	3.40	频率1000MHz
	VDD_VDENC_SO	0.775	2.50	1.94	频率750MHz
	VDD_DDR_S0	0.870	2.50	2.18	频率2112MHz

更详细的电流参数请参考发布的 "RK3588 Power Consumption Test Report V1.1_20220829_CN "



				LPDDR4	4 Test F	eport						
Hardware Ver:		XD200P232SD8_V10_20210929new_fi al_lint.brd	Software Ver:	rk3588_spl	_loader_v1.01.102_	lcs.bin	TESTER:	谢明	포	TEST DATA:	2021	. 11. 26–12. 6
				Meas	urement P	oint						
Pou	rer	Clock	Address	Signal	Write DQS Write DQ			2	Re	ad DQS	Read DQ	
	_	DDR_CHO_CLK_B ±	DDR_CHO	_A3_B	DDR_CHO_DQS1_B ± DDR_CHO_DQ9)_B	DDR_CH	0_DQS1_B ±	DDR	_CHO_DQ8_B
Туре	Frequency (MHz)	Supply(V)	Vref		Test	Tool				Pr	obe	
LPDDR4-4266	2112	1.1			KEYSIGHT [SA91304A				KEYSIGHT 1	169A(12Ghz)	
Test name	Signal Name	Description	Test item	Unit		Spec limite	d	Meas	sure	Test Result	Waveform	Remark
Test name	Signal Name	Description	restitem	Offic	Min	Tpical	Max	Min	Max	Test Result	wavelollii	Remark
		CK differential input voltage	Vindiff_CK	mV	360			1005		Pass	Vindiff CLK	
		Differential Input Cross Point Voltage relative to VDD/2 for CK_t, CK_c	VIX(CK)	mv	-120		120	-50	43	Pass	Vlx CLK	
		Single-ended Maximum amplitude for CK_t - CK_c	Vmax	٧			1.4	0.452	0.511	Pass	Vmax CLK	
CLK/CLK# Test (SDRAM die near-end)	CLK/CLK#	Single-ended Minimum amplitude for CK_t - CK_c	Vmin	٧	-0.3			-0.041		Pass	Vmin CLK	
		Average Clock Period	tCK(avg)	ns	0.469		100	0.473278	0.473715	Pass	tCK(avg)	
		Absolute Clock Period	tCK(abs)	ns	0.439			0.464		Pass	tCK(abs)	
		Absolute High Pulse Width	tCH(abs)	ns	0.20167		0.26733	0.228		Pass	tCH(abs)	
		Absolute Low Pulse Width	tCL(abs)	ns	0.20167		0.26733	0.23	0.24	Pass	tCL(abs)	
		Clock Period Jitter	tJП(per)	ps	-30		30	-11	7	Pass	tJIT(per)	
		Cycle-to-Cycle Period Jitter	IJП(cc)	ps			60	15	16	Pass	tJIT(cc)	
		Maximum amplitude for Address, Command	Vmax	٧	<u>'</u>		1.4	0.573	0.615	Pass	Vmax CA	
Address.		Minimum amplitude for Address, Command	Vmin	٧	-0.3			-0.132		Pass	Vmin CA	
CommandTest	ADDRESSn	Rx timing window total	TCIVW_total	ps			142.0454545		410	Pass	TCIVW total	测量示意图一
(SDRAM die near-end)		Rx Mask voltage - p-p total	VCIVW_total	mV			145			Pass	VCIVW total	测量示意图一
		CA input pulse width	TCIPW	ps	284.0909091			435		Pass	TCIPW	测量示意图二
		CA AC input swing pk-pk	VIHL_AC	mV	180		-	742		Pass	VIHL AC	测量示意图三



		DQS differential in-							Б		
		put voltage	Vindiff_DQS	mV	340		554	600	Pass	Vindiff DQS W	
		Max amplitude for DQS_t, DQS_c, TDQS_t, TDQS_c	Vmax	V		1.4	0.315	0.349	Pass	Vmax DQS W	
		Minimum amplitude for DQS_t, DQS_c, TDQS_t, TDQS_c	Vmin	٧	-0.3	-	-0.024	0.012	Pass	Vmin DQS W	
	DQSn/DQSn#	DQS latching transition to associated clock edge	tDQSS	ps	355.1136364	591.8560606	430	466	Pass	tDQSS	
		DQS input high pulse width	tDQSH	ps	189.3939394				Null	<u>tDQSH</u>	
Write Test		DQS input low pulse width	tDQSL	ps	189.3939394				Null	tDQSL	
(SDRAM die near-end)		DQS falling edge to CK setup time	tDSS	ps	94.6969697		251		Pass	tDSS	
		DQS falling edge hold time from CK	tDSH	ps	94.6969697		200		Pass	tDSH	
		Maximum amplitude	Vmax	V		1.4	0.339	-0.004	Pass	Vmax DQ W	
		Minimum amplitude	Vmin	V	-0.3		-0.073	0.006	Pass	Vmin DQ W	
	DOs /DMs/DRI	Rx timing window total	TdIVW_total	ps		59.18560606			pass	TdIVW total W	测量示意图四
	DQn /DMn/DBI	Rx Mask voltage - p-p total	VdIVW_total	mV		120			pass	VdIVW total W	测量示意图四
		DQ input pulse width	TdIPW	ps	106.5340909	-	195		Pass	TdIPW W	测量示意图五
		DQ AC input swing pk-pk	VIHL_AC	mV	170	-	473		Pass	VIHL AC W	测量示意图六
		DQS differential in- put voltage	Vindiff_DQS	mV	340		680	779	Pass	Vindiff DQS R	
	DQSn/DQSn#	Maximum amplitude for DQS_t, DQS_c, TDQS_t, TDQS_c	Vmax	V	-	1.4		0.393	Pass	Vmax DQS R	
		Minimum amplitude for DQS_t, DQS_c, TDQS_t, TDQS_c	Vmin	٧	-0.3		-0.052		Pass	Vmin DQS R	
		DQS Rise to DQ read High level time		ps		42.61363636		35	Pass	tDQSQ-R-H	
Read Test (CPU die near-end)		DQS Rise to DQ read Low level time	tDQSQ-R-L	ps		42.61363636		27	Pass	tDQSQ-R-L	
		DQS Fall to DQ read High level time	tDQSQ-F-H	ps		42.61363636		25	Pass	tDQSQ-F-H	
	DQn /DMn	DQS Fall to DQ read Low level time	tDQSQ-F-L	ps		42.61363636			Pass	tDQSQ-F-L	
		Rx Mask voltage - p-p total	VdIVW_total	mV		120			Pass	VdIVW total R	测量示意图四
		DQ input pulse width	TdIPW	ps	106.5340909		167		Pass	TdIPW R	测量示意图五
	I	DQ AC input swing pk-pk	VIHL_AC	mV	170		521		Pass	VIHL AC R	测量示意图六



VDDQ (CPU die near-end) (SDRAM die near-end)	•	VO buffer power	VDDQ	٧	1.06	1.1	1.17		Null	VDDQ	
VDD2	VDD2	Core 2 power	VDD2	٧	1.06	1.1	1.17		Null	VDD2	
VDD1 (CPU die near-end) (SDRAM die near-end)	•	Core 1 power	VDD1	٧	1.7	1.8	1.95		Null	VDD1	



Test name Signal Name Description Test item Unit Min Tpical Max Min Min Max					Me	asurement	Point					
PDDRF-5500 687.5 0.5 182.5mv 304mv 127mv 130mv KEYSIGHT DSA91304A KEYSIGHT	Power										Read DQ	
Pass Name	Freque										DQ10 A	
Test name Signal Name Description Test item Unit Min Tipical Max Min Max Test Result Waveform VerCS CS Rx mask width at VerCS CS Rx mask w			Supply(V)	CA Vref	CS Vref	DQ Writ	te Vref	DQ Read Vref	Те	Test Tool		Probe
CS Test SDRAM die nearend CS Rx mask width at Vertical CS Rx mask vertical CS Rx mask vertical CS	500	687.5	0.5	182.5mv	304mv	127	mv	130mv	KEYSIGH	F DSA91304A	KEYSIGH1	Г 1169A(12Ghz)
CS Test ViverCS CS Rx mask width at ViverCS CS Rx mask height ViverCS CS Rx mask Rx mask ViverCS CS Rx mask height ViverCS CS Rx mask Rx mask	ame Sig	Signal Name	Description	Test item	Unit					Test Result	Waveform	Remark
CS Test SDRAM die near-end) CS (SDR禁) CS (SDR禁) CS (SDR禁) CS (SDR类) CS (SDR mask height vCSIVW mV 180 "				tCSIVW1	ps		Ipical	'	Min Max		tCSIVW1	测量示赏图一
CS Rx mask height		(0000###)	CS Rx mask width at	tCSIVW2	ps	320		<u>.</u>		PASS	tCSIVW2	测量示黄图一
CS Rx pulse width tCSIPW ps 872.727273 1388.9 Pass tCSIPW		in (SDR模式)	CS Rx mask height	vCSIVW	mV	180		<u>_</u>		PASS	vCSIVW	测量示赏图一
Address, Command Test SDRAM die nearend) ADDRESSn (DDR读文)	-		CS Rx pulse width	tCSIPW	ps	872.727273			1388.9	Pass	tCSIPW	测量示赏图一
ADDRESSn (DDR模文) End) ADDRESSn (DDR模文) End) End) ADDRESSn (DDR模文) End) End) ADDRESSn (DDR模文) End) End) End) End) End) End) End) End			CS Rx pulse amplitude	vCSIHL_AC	mV	240		-	360.23		vCSIHL AC	测量示策图一
ADDRESS			CA Rx mask width at Vref	tCIVW1	ps	218.181818		<u></u>		PASS	tCIVW1	测量示黄图二、
CA Rx mask height		ADDRESS.		tCIVW2	ps	130.909091		'		PASS	tCIVW2	测量示量图二、
CA Rx pulse width tCIPW ps 436.363636 675.8 Pass tCIPW			CA Rx mask height	vCIVW	mV	155		'		PASS	vCIVW	测量示量图二、
DQ Rx mask width at TBD			CA Rx pulse width	tCIPW	ps	436.363636			675.8	Pass	tCIPW	测量示量图二、
DQ Write Test (DRAM die nearend)			CA Rx pulse amplitude	vCIHL_AC	mV	190		-	289.66	Pass	VCIHL AC	测量示量图二、
DQ Write Test (DRAM die nearend)				tDIVW1	ps	63.6363636		<u></u>		PASS	tDIVW1	测量示量图四、
DQ Rx pulse width DIPW ps 81.8181818	e Test			tDIVW2	ps	32.7272727		<u>-</u>		PASS	tDIVW2	测量示策图四、
DQ Rx pulse width above tDIHL ps 45.4545455	ie near- D	DQn /DMn	DQ Rx mask height		mV			<u></u>		PASS		测量示赏图四、
DQ Rx pulse amplitude vDIHL_AC mV 140 198.33 Pass vDIHL_AC PASS vDIHL_AC PASS vDIHL_AC PASS vDIHL_AC PASS vDIHL_AC PASS vDIHL_AC PASS vDIHL_AC PASS vDIHL_AC PASS vDIWL_R PASS vDIWL_	d)				ps	81.8181818		<u></u>	144.47	Pass	<u>tDIPW</u>	测量示赏图四、
DQ Read Test (CPU die nearend) DQ Rx mask width at vDIVW1_R ps 63.6363636				tDIHL	ps	45.4545455		-		PASS		测量示黄图四、
TBD				vDIHL_AC	mV	140			198.33	Pass	VDIHL AC	测量示意图四、
DQ Read Test (CPU die near-end) DQn /DMn DQn /DMn DQ Rx mask height vDIVW_R mV 100			TBD	tDIVW1_R	ps	63.6363636		<u>_</u>		PASS	tDIVW1_R	测量示量图四、
(CPU die nearend) DQn /DMn DQ Rx mask height VDIVW_R mV 100 PASS VDIVW_R DQ Rx pulse width tDIPW_R ps 81.8181818 139.97 Pass tDIPW_R	d Tost			tDIVW2_R	ps	32.7272727		<u></u>		PASS	tDIVW2_R	测量示黄图四。
end) DQ Rx pulse width tDIPW_R ps 81.8181818 ' 139.97 Pass tDIPW_R		DQn /DMn	DQ Rx mask height		mV			L.				测量示赏图四、
1 DO By subscribe width above			DQ Rx pulse width	tDIPW_R	ps	81.8181818		<u>_</u>	139.97	Pass	tDIPW R	测量示量图四、
/ below vDIVW IDIHL_R ps 45.4545455 PASS IDIHL_R			· ·	tDIHL_R	ps	45.4545455		-		PASS	tDIHL R	测量示策图四、
DQ Rx pulse amplitude vDIHL_AC_R mV 140 179.59 Pass vDIHL_AC_R			DQ Rx pulse amplitude	VDIHL AC R	mV	140			179.59	Pass	VDIHL AC R	测量示美图四

06.EMMC



	eMMC SI Test Report													
CLK Fr	equency (I	MHz)	IO Power Supply(V)	NOTE: 1.All timing values are measured relative to 50% of voltage level. 2.Rise and fall times are measured of voltage level(Please see below VOHmin VOLmax VIHmin VILmax of the test										
	HS400		1.7-1.95	table.) 3.测试结	able.) 建议先测试填写电源部分,为后面信号测试提供高低电平的参考。 3.测试结果根据指标要求,如果指标是大于等于Min值,则测试结果记录最小值。如果指标是小于等 大值。如果指标是大于等于Min值,同时小于等于Max值,则测试结果记录最小值和最大值。						-小于等于Max值,则测试结果记录最			
Signal Name	Parameter	Test Item	Descriprion	S _I Min	pec limit		Unit	Mea Min	sure Max	Test Result	Test Waveform	Remark		
		tPERIOD	CLK period	5	Ipicai	mux	ns	5.05	Mux	Pass	tPERIOD			
		-	-	_			-			Null	-			
		CKSR	Slew rate	1.125			V/ns	1.629		Pass	CKSR			
	Clock	-	-				-			Null	-			
		tCKDCD	Duty cycle distortion	0		0.3		0.09	0.11	Pass	tCKDCD			
High-speed dual rate interface		tCKMPW	Minimum pulse width	2.2			ns	2.35		Pass	tCKMPW			
timing		tlSUddr	Data Input setup time	0.4				0.904		Pass	tlSUddr			
(referenced to CLK-DDR mode)	Data Input	tlHddr	Data Input hold time	0.4			ns	0.854		Pass	tlHddr			
. inode)	•	DSR IN	Data Input Slew Rate	1.125			V/ns	1.773		Pass	DSR IN			
		tRQ-DAT	Output skew			0.4	ns		0.285	Pass	tRQ-DAT			
	Data Output	tRQH-DAT	Data Output hold skew			0.4	ns		0.358	Pass	tRQH-DAT			
		DSR-OUT	Data Output Slew Rate	1.125			V/ns	2.08		Pass	DSR-OUT			
		-	-				-			Null	-			
	CMD leave	tISU-CMD	Input setup time	1.4				2.5		Pass	tISU-CMD			
High-speed dual rate interface	CMD Input	tIH-CMD	Input Hold time	0.8			ns	2.23		Pass	tIH-CMD			
timing		tRQ-CMD	Output skew			0.4			0.236	Pass	tRQ-CMD			
(referenced to CLK-SDR	CMD Outsut	tRQH-CMD	Output hold skew			0.4	ns		0.236	Pass	tRQH-CMD			
mode)	CMD Output	CMDSR-OUT	CMD Output Slew rate	1.125			V/ns	2.419		Pass	CMDSR-OUT			
		-	-				-			Null	-			
High-speed dual rate interface		tPERIOD_DS	Data Strobe Cycle time	5			ns	5.05		Pass	tPERIOD_DS			
timing	De	DSSR	Data Strobe Slew Rate	1.125			V/ns	1.525		Pass	DSSR			
(referenced to CLK-DDR	DS	tDSDCD	Data Strobe Duty Cycle Distortion Time	0		0.2		0.115	0.14	Pass	tDSDCD			
mode)		tDSMPW	Data Strobe Minimum Pulse Width Time	2			ns	2.17		Pass	tDSMPW			
	-	Vcc	Supply voltage (eMMC)	1.7		1.95	V	1.8	1.8	Pass	Vcc			
		tPRUL	Supply power-up Time for 1.8V			25	ms		0.493	Pass	tPRUL			
	5000	VIHCLK	Input HIGH voltage			2.1			2.322	Fail	VIHCLK			
voltage	DC/AC	VILCLK	Input LOW voltage	-0.3			.,	-0.406		Fail	VILCLK			
		V _{IHData}	Input HIGH voltage	1.17		2.1	V	1.768	2.24	Fail	VIHData			
	-	VII Data	Input LOW voltage	-0.3		0.63	1	0.031	0.107	Pass	VILData			

注意:信号有轻微上下冲,不影响EMMC的实际运行稳定性,风险可控。

06.EMMC



	eMMC SI Test Report											
CLK Fr	requency (I	MHz)	IO Power Supply(V))% of voltage			
	HS200		1.7-1.95	table.) 3.测试结	Rise and fall times are mearsured of voltage level(Please see below VOHmin、VOLmax、VIHmin、 ble.) 建议先测试填写电源部分,为后面信号测试提供高低电平的参考。 测试结果根据指标要求,如果指标是大于等于Min值,则测试结果记录最小值。如果指标是小于等于Ma 值。如果指标是大于等于Min值,同时小于等于Max值,则测试结果记录最小值和最大值。							
Signal Name	Parameter	Test Item	Descriprion	Spec limited Min Tpical Max			Unit	Mea Min	sure Max	Test Result	Test Waveform	Remark
		tPERIOD	CLK period	5			ns	5.05		Pass	tPERIOD	
		Duty Cycle	Clock duty cycle(includes jitter,phase noise)	30		70	%	48.3	50.9	Pass	Duty Cycle	
		-	-				-			Null	-	
	Clock	-	-				-			Null	-	
		tTLH	Clock rise time			1.01			0.41	Pass	tTLH	
		tTHL	Clock fall time			1.01	ns		0.419	Pass	tTHL	
HS200 Clock signal timing		tISU	Data Input setup time	1.4				2.35		Pass	tISU	
Trozon Glock digital timing	Data Input	tIH	Data Input hold time	0.8			ns	2.21		Pass	tlH	
		-	-				-			Null	-	
	Data Output	tPH	Device output momentary phasw from CLK input to CMD or DATA lines output			10.1	ns		1.54	Pass	tPH	
		tVW	tWH=2.88ns at 200MHz	2.90375			ns	3.63		Pass	tVW	
		-	-				-			Null	-	
		-	-				-			Null	-	
	CMD Input	tISU-CMD	Input setup time	1.4			ns	2.46		Pass	tISU-CMD	
	CMD IIIput	tIH-CMD	Input Hold time	8.0			115	2.29		Pass	tIH-CMD	
_		tPH	Device output momentary phasw from CLK input to CMD or DATA lines output			10.1	ns		1.3	Pass	tPH	
	CMD Output	tVW	tWH=2.88ns at 200MHz	2.90375				3.85		Pass	tVW	
		-	-				-			Null	-	
		-	-				-			Null	-	
		-	-				-			Null	-	
_	_	-	-				-			Null	-	
		-	-							Null	-	
		-	-							Null	-	
		Vcc	Supply voltage (eMMC)	1.7		1.95	V	1.8	1.8	Pass	Vcc	
		tPRUL	Supply power-up Time for 1.8V			25	ms		0.493	Pass	tPRUL	
voltage	DC/AC	VIHCLK	Input HIGH voltage			2.1			1.926	Pass	VIHCLK	
	20	VILCLK	Input LOW voltage	-0.3			v	-0.111		Pass	VILCLK	
		V _{IHData}	Input HIGH voltage	1.17		2.1		1.769	1.952	Pass	VIHData	
		V _{ILData}	Input LOW voltage	-0.3		0.63		0.05	0.117	Pass	VILData	



PCIE30x4 GEN1测试综述



Summary of Results

Test Statis	tics
Failed	0
Pas sed	6
Total	6



Pass	# Faile d	#Trials	T est Name	Actual Value	Marg in	Pass Limits
✓	0	1	RootComplex Tests, Unit Interval (2.5 GT/s)	400.00300 ps	48.8 %	399.88000 ps <= VALUE <= 400.12000 ps
1	0	1	RootComplex Tests, Template Tests (2.5 GT/s)	Pass	100.0 %	VA LUE = 0.000
✓	0	1	RootComplex Tests, Median to Max Jitter (2.5 GT/s)	19.43 ps	74.8 %	VA LUE <= 77.00 ps
1	0	1	RootComplex Tests, Eye-Width (2.5 GT/s)	373.03 ps	51.6 %	VA LUE >= 246.00 ps
1	0	1	RootComplex Tests, Peak Differential Output Voltage (Transition)(2.5 GT/s)	887.7 mW	35.9 %	274.0 mV <= VALUE <= 1.2000 V
1	0	1	RootComplex Tests, Peak Differential Output Voltage (Non Transition) (2.5 GT/s)	812.4 mV	40.9 %	253.0 mV <= VALUE <= 1.2000 V

Test Report

Overall Result PASS

Test Configuration Details							
Application							
Name	D9040PCIC PCI Express						
Version	4.70.10.0						
Test Se	ssion Details						
Infiniium SW Version	06.70.00001						
Infiniium Model Number	DSOV254A						
Infiniium Serial Number	MY 61380102						
Debug Mode Used	No						
Last Test Date	2021-11-16 11:04:25 UTC +08:00						

07.PCIE3.0



PCIE30x4 GEN2测试综述



Summary of Results

Test Statis	Test Statistics		
Faile d	0		
Passed	12		
Total	12		

Margin Thresholds			
Warning	< 5 %		
Critical	< 0 %		

Pass	# Faile d	#Trials	T est Name	Actual Value	Marg in	Pass Limits
✓	0	1	RootComplex Tests, Unit Interval (5.0 GT/s)	200.00200 ps	48.3 %	199.94000 ps <= VALUE <= 200.06000 ps
\checkmark	0	1	RootComplex Tests, Template Tests (5.0 GT/s)	Pass	100.0 %	VA LUE = 0.000
✓	0	1	RootComplex Tests, Peak Differential Output Voltage (Transition) (5.0 GT/s)	863.4 ml/	45.0 %	225.0 mV <= VALUE <= 1.2000 V
\checkmark	0	1	RootComplex Tests, Peak Differential Output Voltage (Non Transition) (5.0 GT/s)	577.1 ml/	38.1 %	225.0 mV <= VALUE <= 1.2000 V
✓	0	1	RootComplex Tests, Eye-Width with crosstalk (5.0 GT/s)	163.23 ps	71.8 %	VA LUE >= 95.00 ps
\checkmark	0	1	RootComplex Tests, RMS Random Jitter with cross talk (5.0 GT/s)	2.136 ps	37.4 %	VA LUE <= 3.410 ps
✓	0	1	RootComplex Tests, Maximum Deterministic Jitter with crosstalk (5.0 GT/s)	6.740 ps	88.2 %	VA LUE <= 57.000 ps
\checkmark	0	1	RootComplex Tests, Total Jitter at BER-12 with crosstalk (5.0 GT/s)	38.768 ps	65.0 %	VA LUE <= 105.000 ps
√	0	1	RootComplex Tests, Eye-Width without crosstalk (5.0 GT/s)	162.99 ps	50.9 %	VA LUE >= 108.00 ps
1	0	1	RootComplex Tests, RMS Random Jitter without crosstalk (5.0 GT/s)	2.113 ps	38.0 %	VA LUE <= 3.410 ps
✓	0	1	RootComplex Tests, Maximum Deterministic Jitter without crosstalk (5.0 GT/s)	7.307 ps	83.4 %	VA LUE <= 44.000 ps
\checkmark	0	1	RootComplex Tests, Total Jitter at BER-12 w ithout crosstalk (5.0 GT/s)	37.012 ps	59.8 %	VA LUE <= 92.000 ps

Test Report

Overall Result PASS

Test Confi	guration Details			
Application				
Name	D9040PCIC PCI Express			
Version	4.70.10.0			
Test Session Details				
Infiniium SW Version	06.70.00001			
Infiniium Model Number	DSOV254A			
Infiniium Serial Number	MY 61380102			
Debug Mode Used No				
Last Test Date	2021-11-16 11:13:09 UTC +08:00			

07.PCIE3.0



PCIE30x4 GEN3测试综述



Summary of Results

Test Statistics		
Failed	0	
Passed	5	
Total	5	

Margin Thresholds				
Warning	< 5 %			
Critical	< 0 %			

Pass	#Failed	#Trials	T est Name	Actual Value	Marg in	Pass Limits
✓	0	1	RootComplex Tests, Unit Interval (8.0 GT/s)	125.00400 ps	45.0 %	124.96000 ps <= VALUE <= 125.04000 ps
✓	0	1	RootComplex Tests, Template Tests (8.0 GT/s)	Pass	100.0 %	VA LUE = 0.000
✓	0	1	RootComplex Tests, Peak Differential Output Voltage (Transition)(8.0 GT/s)	324.5 ml/	24.9 %	34.0 mW ← VALUE ← 1.2000 V
1	0	1	RootComplex Tests, Peak Differential Output Voltage (Non Transition) (8.0 GT/s)	329.8 mV	25.4 %	34.0 mV ← VALUE ← 1.2000 V
1	0	1	RootComplex Tests, Eye-Width (8.0 GT/s)	96.17 ps	133.1 %	VA LUE>= 41.25 ps

Test Report

Overall Result PASS

Test Configuration Details				
Application				
Name	D9040PCIC PCI Express			
Version	4.70.10.0			
Test Session Details				
Infiniium SW Version	06.70.00001			
Infiniium Model Number	DSOV254A			
Infiniium Serial Number	MY 61380102			
Debug Mode Used No				
Last Test Date	2021-11-16 11:31:58 UTC +08:00			

08.PCIE2.0



RK3588_PCIE2.0_DATA_5G



Summary of Results

Test Statis	stics
Failed	0
Passed	12
Total	12



Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Pass Limits
✓	0	1	RootComplex Tests, Unit Interval (5.0 GT/s)	200.00500 ps	45.8 %	199.94000 ps <= VALUE <= 200.06000 ps
1	0	1	RootComplex Tests, Template Tests (5.0 GT/s)	Pass	100.0 %	VALUE = 0.000
✓	0	1	RootComplex Tests, Peak Differential Output Voltage (Transition)(5.0 GT/s)	638.0 mV	37.6 %	300.0 mV <= VALUE <= 1.2000 V
1	0	1	RootComplex Tests, Peak Differential Output Voltage (Non Transition)(5.0 GT/s)	596.1 mV	32.9 %	300.0 mV <= VALUE <= 1.2000 V
✓	0	1	RootComplex Tests, Eye-Width with crosstalk (5.0 GT/s)	150.45 ps	58.4 %	VALUE >= 95.00 ps
(1)		1	RootComplex Tests, RMS Random Jitter with crosstalk (5.0 GT/s)	2.175 ps		Information Only
✓	0	1	RootComplex Tests, Maximum Deterministic Jitter with crosstalk (5.0 GT/s)	18.963 ps	66.7 %	VALUE <= 57.000 ps
1	0	1	RootComplex Tests, Total Jitter at BER-12 with crosstalk (5.0 GT/s)	49.545 ps	52.8 %	VALUE <= 105.000 ps
✓	0	1	RootComplex Tests, Eye-Width without crosstalk (5.0 GT/s)	150.60 ps	39.4 %	VALUE >= 108.00 ps
(1)		1	RootComplex Tests, RMS Random Jitter without crosstalk (5.0 GT/s)	2.161 ps		Information Only
✓	0	1	RootComplex Tests, Maximum Deterministic Jitter without crosstalk (5.0 GT/s)	19.014 ps	56.8 %	VALUE <= 44.000 ps
1	0	1	RootComplex Tests, Total Jitter at BER-12 without crosstalk (5.0 GT/s)	49.398 ps	46.3 %	VALUE <= 92.000 ps

Test Report

Overall Result: PASS

figuration Details				
Application				
D9040PCIC PCI Express				
4.70.10.0				
ession Details				
06.60.00601				
DSO91304A				
MY52260147				
No				
2022-03-05 11:33:23 UTC +08:00				

08.PCIE2.0



RK3588_PCIE2.0_CLK_5G



Summary of Results

Test Statis	tics
Failed	0
Passed	4
Total	4



Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Pass Limits
✓	0	1	Reference Clock, High frequency > 1.5MHz RMS Jitter (Common Clk) (5.0 GT/s)	2.76 ps	11.0 %	VALUE <= 3.10 ps
1	0	1	Reference Clock, Low frequency 10kHz - 1.5MHz RMS Jitter (Common Clk) (5.0 GT/s)	910 fs	69.7 %	VALUE <= 3.00 ps
✓	0	1	Reference Clock, High frequency > 1.5MHz RMS Jitter (Data Clk) (5.0 GT/s)	3.44 ps	14.0 %	VALUE <= 4.00 ps
1	0	1	Reference Clock, Low frequency 10kHz - 1.5MHz RMS Jitter (Data Clk) (5.0 GT/s)	1.15 ps	84.7 %	VALUE <= 7.50 ps

Test Report

Overall Result: PASS

Test Configuration Details							
Application							
Name	D9040PCIC PCI Express						
Version	4.70.10.0						
Test S	Test Session Details						
Infiniium SW Version	06.60.00601						
Infiniium Model Number	DSO91304A						
Infiniium Serial Number	MY52260147						
Debug Mode Used	No						
Last Test Date	2022-03-05 11:24:00 UTC +08:00						

09.SATA3.0



RK3588_SATA_6G

Test Statistics						
Failed 0						
Passed	25					
Total	25					



Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Pass Limits
1	0	1	PHY-01 : Channel Speed, FBaud & Unit Interval (Gen3)	168.9697 ps	38.0 %	166.6083 ps <= VALUE <= 167.5583 ps
4	0	1	PHY-03 : Spread-Spectrum Modulation Frequency	31.105 kHz	36.8 %	30.000 kHz <= VALUE <= 33.000 kHz
✓	0	1	PHY-04[a]: Spread-Spectrum Modulation Deviation (Min)	-4.149 kppm of Fbaud	21.1 %	-5.350 kppm of Fbaud <= VALUE <= 350 ppm of Fbaud
1	0	1	PHY-04[b]: Spread-Spectrum Modulation Deviation (Max)	94 ppm of Fbaud	4.5 %	-5.350 kppm of Fbaud <= VALUE <= 350 ppm of Fbaud
1	0	1	PHY-04[c]: Spread-Spectrum Modulation DFDT (Min) (Informative)	-880 ppm/us	14.8 %	-1.250 kppm/us <= VALUE <= 1.250 kppm/us
4	0	1	PHY-04[d]: Spread-Spectrum Modulation DFDT (Max) (Informative)	922 ppm/us	13.1 %	-1.250 kppm/us <= VALUE <= 1.250 kppm/us
1	0	1	TSG-02[a]: Rise Time (Gen3) (Informative)	68.67 ps	24.1 %	33.00 ps <= VALUE <= 80.00 ps
1	0	1	TSG-02[b] : Fall Time (Gen3) (Informative)	68.73 ps	24.0 %	33.00 ps <= VALUE <= 80.00 ps
1	0	1	TSG-03[a]: Differential Skew, HFTP (Gen1, Gen2, Gen3) (Informative)	2.90 ps	85.5 %	VALUE <= 20.00 ps
1	0	1	TSG-03[b] : Differential Skew, MFTP (Gen1, Gen2, Gen3) (Informative)	2.06 ps	89.7 %	VALUE <= 20.00 ps
1	0	1	TSG-04[a]: AC Common Mode Voltage, MFTP (Gen3)	8.83 mV	92.6 %	VALUE <= 120.00 mV
1	0	1	TSG-04[b] : AC Common Mode Voltage, HFTP (Gen3)	12.71 mV	89.4 %	VALUE <= 120.00 mV
1	0	1	TSG-13[d]: TJ after CIC, LBP, Clock To Data, JTF Defined (BER=1E-12) (Gen3)	335.90 mUI	35.4 %	VALUE <= 520.00 mUI
1	0	1	TSG-13[e]: TJ after CIC, LBP, Clock To Data, JTF Defined (BER=1E-6) (Gen3)	260.80 mUI	43.3 %	VALUE <= 460.00 mUI
1	0	1	TSG-13[d]: TJ after CIC, HFTP, Clock To Data, JTF Defined (BER=1E-12) (Gen3) (Informative)	217.60 mUI	58.2 %	VALUE <= 520.00 mUI
1	0	1	TSG-13[e]: TJ after CIC, HFTP, Clock To Data, JTF Defined (BER=1E-8) (Gen3) (Informative)	160.20 mUI	65.2 %	VALUE <= 460.00 mUI
1	0	1	TSG-13[d]: TJ after CIC, MFTP, Clock To Data, JTF Defined (BER=1E-12) (Gen3) (Informative)	213.30 mUI	59.0 %	VALUE <= 520.00 mUI
1	0	1	TSG-13[e]: TJ after CIC, MFTP, Clock To Data, JTF Defined (BER=1E-6) (Gen3) (Informative)	152.20 mUI	66.9 %	VALUE <= 460.00 mUI
1	0	1	TSG-13[d]: TJ after CIC, LFTP, Clock To Data, JTF Defined (BER=1E-12) (Gen3) (Informative)	221.30 mUI	57.4 %	VALUE <= 520.00 mUI
1	0	1	TSG-13[e]: TJ after CIC, LFTP, Clock To Data, JTF Defined (BER=1E-8) (Gen3) (Informative)	162.40 mUI	64.7 %	VALUE <= 460.00 mUI
1	0	1	TSG-13[d]: TJ after CIC, SSOP, Clock To Data, JTF Defined (BER=1E-12) (Gen3) (Informative)	333.20 mUI	35.9 %	VALUE <= 520.00 mUI
1	0	1	TSG-13[e]: TJ after CIC, SSOP, Clock To Data, JTF Defined (BER=1E-8) (Gen3) (Informative)	259.80 mUI	43.5 %	VALUE <= 460.00 mUI
1	0	1	TSG-14: TX Maximum Differential Voltage Amplitude (Gen3)	684.00 mV	24.0 %	VALUE <= 900.00 mV
1	0	1	TSG-15 : TX Minimum Differential Voltage Amplitude (UI=5E6) (Gen3)	302.70 mV	51.4 %	VALUE >= Vdiff_Min_Gen3i_Limit V
1	0	1	TSG-17[b]: Tx Emphasis, MFTP (Host) (Gen3)	-1.667 dB	9.5 %	-2.000 dB <= VALUE <= 1.500 dB

09.SATA3.0



RK3588_SATA_6G

-	Test Stati	stics
	Failed	0
	Passed	21
	Total	21

Margin Threshol							
Warning	< 2 %						
Critical	< 0 %						

Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Pass Limits
✓	0	1	PHY-01 : Channel Speed, FBaud & Unit Interval (Gen3)	168.6712 ps	6.6 %	166.6083 ps <= VALUE <= 167.5583 ps
1	0	1	PHY-02 : Frequency Long-Term Stability / Accuracy (Gen3)	-27 ppm	46.1 %	-350 ppm <= VALUE <= 350 ppm
1	0	1	TSG-02[a]: Rise Time (Gen3) (Informative)	65.39 ps	31.1 %	33.00 ps <= VALUE <= 80.00 ps
1	0	1	TSG-02[b]: Fall Time (Gen3) (Informative)	65.73 ps	30.4 %	33.00 ps <= VALUE <= 80.00 ps
1	0	1	TSG-03[a]: Differential Skew, HFTP (Gen1, Gen2, Gen3) (Informative)	5.85 ps	70.8 %	VALUE <= 20.00 ps
1	0	1	TSG-03[b] : Differential Skew, MFTP (Gen1, Gen2, Gen3) (Informative)	6.05 ps	69.8 %	VALUE <= 20.00 ps
1	0	1	TSG-04[a] : AC Common Mode Voltage, MFTP (Gen3)	17.54 mV	85.4 %	VALUE <= 120.00 mV
1	0	1	TSG-04[b] : AC Common Mode Voltage, HFTP (Gen3)	24.49 mV	79.6 %	VALUE <= 120.00 mV
1	0	1	TSG-13[d]: TJ after CIC, LBP, Clock To Data, JTF Defined (BER=1E-12) (Gen3)	327.80 mUI	37.0 %	VALUE <= 520.00 mUI
1	0	1	TSG-13[e]: TJ after CIC, LBP, Clock To Data, JTF Defined (BER=1E-6) (Gen3)	272.40 mUI	40.8 %	VALUE <= 480.00 mUI
1	0	1	TSG-13[d]: TJ after CIC, HFTP, Clock To Data, JTF Defined (BER=1E-12) (Gen3) (Informative)	198.70 mUI	61.8 %	VALUE <= 520.00 mUI
1	0	1	TSG-13[e]: TJ after CIC, HFTP, Clock To Data, JTF Defined (BER=1E-8) (Gen3) (Informative)	129.00 mUI	72.0 %	VALUE <= 480.00 mUI
1	0	1	TSG-13[d]: TJ after CIC, MFTP, Clock To Data, JTF Defined (BER=1E-12) (Gen3) (Informative)	204.60 mUI	60.7 %	VALUE <= 520.00 mUI
1	0	1	TSG-13[e]: TJ after CIC, MFTP, Clock To Data, JTF Defined (BER=1E-8) (Gen3) (Informative)	141.20 mUI	69.3 %	VALUE <= 480.00 mUI
1	0	1	TSG-13[d]: TJ after CIC, LFTP, Clock To Data, JTF Defined (BER=1E-12) (Gen3) (Informative)	207.00 mUI	60.2 %	VALUE <= 520.00 mUI
1	0	1	TSG-13[e]: TJ after CIC, LFTP, Clock To Data, JTF Defined (BER=1E-8) (Gen3) (Informative)	142.90 mUI	68.9 %	VALUE <= 480.00 mUI
1	0	1	TSG-13[d]: TJ after CIC, SSOP, Clock To Data, JTF Defined (BER=1E-12) (Gen3) (Informative)	317.10 mUI	39.0 %	VALUE <= 520.00 mUI
1	0	1	TSG-13[e]: TJ after CIC, SSOP, Clock To Data, JTF Defined (BER=1E-8) (Gen3) (Informative)	270.00 mUI	41.3 %	VALUE <= 480.00 mUI
1	0	1	TSG-14: TX Maximum Differential Voltage Amplitude (Gen3)	753.70 mV	16.3 %	VALUE <= 900.00 mV
1	0	1	TSG-15: TX Minimum Differential Voltage Amplitude (UI=5E8) (Gen3)	312.10 mV	56.1 %	VALUE >= Vdiff_Min_Gen3i_Limit V
1	0	1	TSG-17[b]: Tx Emphasis, MFTP (Host) (Gen3)	-1.497 dB	14.4 %	-2.000 dB <= VALUE <= 1.500 dB



hdmi1.4_1920x1080x60Hz

Test Statistics						
Faile d	0					
Passed	32					
Total	32					

Margin Thresholds							
Warning	<5 %						
Critical	< 0 %						

Pass	# Faile d	# Trials	Test Name	Actual Value	Margin	Pass Limits
✓	0	1	7-9: Clock Jitter	36 mTbit	85.6 %	VALUE <= 250 mTbit
1	0	1	7-4: Clock Rise Time	110.881 ps	47.8 %	VALUE >= 75.000 ps
√	0	1	7-4: Clock Fall Time	109.416 ps	45.9 %	VALUE >= 75.000 ps
1	0	1	7-8: Clock Duty Cycle(Minimum)	49.954	24.9 %	>=40%
✓	0	1	7-8: Clock Duty Cycle(Maximum)	50.082	16.5 %	<=60%
1	0	1	7-2: VL Clock +	2.813 V	29.0 %	Low erLimit V <= VALUE <= 2.900 V
√	0	1	7-2: VL Clock -	2.801 V	33.0 %	Low erLimit V <= VALUE <= 2.900 V
1	0	1	7-7: Intra-Pair Skew - Clock	2 mTbit	49.3 %	-150 mTbit <= VALUE <= 150 mTbit
✓	0	1	7-10: D0 Mask Test	0.000	50.0 %	No Mask Failures
1	0	1	7-10: D0 Data Jitter	38 m	87.3 %	<=0.3Tbit
✓	0	1	7-4: D0 Rise Time	100.649 ps	34.2 %	VALUE >= 75.000 ps
1	0	1	7-4: D0 Fall Time	101.496 ps	35.3 %	VALUE >= 75.000 ps
✓	0	1	7-2: VL D0+	2.810 V	30.0 %	Low erLimit V <= VALUE <= 2.900 V
1	0	1	7-2: VL D0-	2.811 V	29.7 %	Low erLimit V <= VALUE <= 2.900 V
1	0	1	7-7: Intra-Pair Skew - Data Lane 0	-4 mTbit	48.7 %	-150 mTbit <= VALUE <= 150 mTbit



1	0	1	7-10: D1 Mask Test	0.000	50.0 %	No Mask Failures
✓	0	1	7-10: D1 Data Jitter	37 m	87.7 %	<=0.3Tbit
\checkmark	0	1	7-4: D1 Rise Time	92.904 ps	23.9 %	VALUE >= 75.000 ps
1	0	1	7-4: D1 Fall Time	91.817 ps	22.4 %	VALUE >= 75.000 ps
1	0	1	<u>7-2: VL D1+</u>	2.804 V	32.0 %	Low erLimit V <= VALUE <= 2.900 V
✓	0	1	7-2: VL D1-	2.805 V	31.7 %	Low erLimit V <= VALUE <= 2.900 V
1	0	1	7-7: Intra-Pair Skew - Data Lane 1	-10 mTbit	46.7 %	-150 mTbit <= VALUE <= 150 mTbit
1	0	1	7-10: D2 Mask Test	0.000	50.0 %	No Mask Failures
\checkmark	0	1	7-10: D2 Data Jitter	36 m	88.0 %	<=0.3Tbit
1	0	1	7-4: D2 Rise Time	100.412 ps	33.9 %	VALUE>= 75.000 ps
\checkmark	0	1	7-4: D2 Fall Time	97.366 ps	29.8 %	VALUE >= 75.000 ps
1	0	1	7-2: VL D2+	2.810 V	30.0 %	Low erLimit V <= VALUE <= 2.900 V
\checkmark	0	1	7-2: VL D2-	2.805 V	31.7 %	Low erLimit V <= VALUE <= 2.900 V
1	0	1	7-7: Intra-Pair Skew - Data Lane 2	-12 mTbit	46.0 %	-150 mTbit <= VALUE <= 150 mTbit
1	0	1	7-6: Inter-Pair Skew - D0/D2	-800 碌Tpixel	49.8 %	-200 mTpixel <= VALUE <= 200 mTpixel
1	0	1	7-6: Inter-Pair Skew - D1/D2	-700 碌Tpixel	49.8 %	-200 mTpixel <= VALUE <= 200 mTpixel
\checkmark	0	1	7-6: Inter-Pair Skew - D0/D1	-2 mTpixel	49.5 %	-200 mTpixel <= VALUE <= 200 mTpixel



hdmi2.0_4k_60Hz

Test Statistics					
Faile d	0				
Passed	32				
Total	32				

Margin Thresholds					
Warning	< 5 %				
Critical	< 0 %				

Pass	# Faile d	# Trials	Test Name	Worst Actual	Worst Margin	Pass Limits
✓	0	5	7-9: Clock Jitter	81 mTbit	67.6 %	VALUE <= 250 mTbit
\checkmark	0	5	7-4: Clock Rise Time	95.362 ps	27.1 %	VALUE>= 75.000 ps
✓	0	5	7-4: Clock Fall Time	98.641 ps	31.5 %	VALUE>= 75.000 ps
\checkmark	0	5	7-8: Clock Duty Cycle(Minimum)	49.922	24.8 %	>=40%
✓	0	5	7-8: Clock Duty Cycle(Maximum)	50.209	16.3 %	<=60%
\checkmark	0	5	7-2: VL Clock +	2.824 V	25.3 %	Low erLimit V <= VALUE <= 2.900 V
✓	0	5	7-2: VL Clock -	2.819 V	27.0 %	Low erLimit V <= VALUE <= 2.900 V
\checkmark	0	5	7-7: Intra-Pair Skew - Clock	-28 mTbit	40.7 %	-150 mTbit <= VALUE <= 150 mTbit
✓	0	5	7-10: D2 Mask Test	0.000	50.0 %	No Mask Failures
1	0	5	7-10: D2 Data Jitter	81 m	73.0 %	<=0.3Tbit
√	0	5	7-4: D2 Rise Time	84.832 ps	13.1 %	VALUE>= 75.000 ps
1	0	5	7-4: D2 Fall Time	81.923 ps	9.2 %	VALUE>= 75.000 ps



✓ 0 5 7-2: VL D2+ 2.815 V 28.3 % Low erLimit V <= VALUE <= 2.900 V							
√ 0 5 7-7: htra-Pair Skew - Data Lane 2 -21 mTbit 43.0 % -150 mTbit <= VALUE <= 150 mTbit √ 0 5 7-10: D0 Mask Test 0.000 50.0 % No Mask Failures √ 0 5 7-10: D0 Data Jitter 83 m 72.3 % <=0.3Tbit √ 0 5 7-4: D0 Rise Time 90.687 ps 20.9 % VALUE >= 75.000 ps √ 0 5 7-4: D0 Fall Time 89.428 ps 19.2 % VALUE >= 75.000 ps √ 0 5 7-2: VL D0+ 2.816 V 28.0 % Low erLimit V <= VALUE <= 2.900 V √ 0 5 7-2: VL D0- 2.828 V 24.0 % Low erLimit V <= VALUE <= 2.900 V √ 0 5 7-7: Intra-Pair Skew - Data Lane 0 -12 mTbit 46.0 % -150 mTbit <= VALUE <= 150 mTbit √ 0 5 7-10: D1 Data Jitter 113 m 62.3 % <=0.3 Tbit √ 0 5 7-4: D1 Rise Time 87.437 ps 16.6 % VALUE >= 75.000 ps	✓	0	5	7-2: VL D2+	2.815 V	28.3 %	Low erLimit V <= VALUE <= 2.900 V
✓ 0 5 7-10: D0 Mask Test 0.000 50.0 % No Mask Failures ✓ 0 5 7-10: D0 Data Jitter 83 m 72.3 % <=0.3Tbit ✓ 0 5 7-4: D0 Rise Time 90.687 ps 20.9 % VALUE >= 75.000 ps ✓ 0 5 7-4: D0 Fall Time 89.428 ps 19.2 % VALUE >= 75.000 ps ✓ 0 5 7-2: VL D0+ 2.816 V 28.0 % Low erLimit V <= VALUE <= 2.900 V ✓ 0 5 7-2: VL D0- 2.828 V 24.0 % Low erLimit V <= VALUE <= 2.900 V ✓ 0 5 7-7: Intra-Pair Skew - Data Lane 0 -12 mTbit 46.0 % -150 mTbit <= VALUE <= 150 mTbit ✓ 0 5 7-10: D1 Mask Test 0.000 50.0 % No Mask Failures ✓ 0 5 7-10: D1 Data Jitter 113 m 62.3 % <=0.3Tbit ✓ 0 5 7-4: D1 Rise Time 87.437 ps 16.6 % VALUE >= 75.000 ps ✓ 0	√ -	0	5	<u>7-2: VL D2-</u>	2.818 V	27.3 %	Low erLimit V <= VALUE <= 2.900 V
✓ 0 5 7-10: D0 Data Jitter 83 m 72.3 % <=0.3Tbit	✓	0	5	7-7: Intra-Pair Skew - Data Lane 2	-21 mTbit	43.0 %	-150 mTbit <= VALUE <= 150 mTbit
✓ 0 5 7-4: D0 Rise Time 90.687 ps 20.9 % VALUE>= 75.000 ps ✓ 0 5 7-4: D0 Fall Time 89.428 ps 19.2 % VALUE>= 75.000 ps ✓ 0 5 7-2: VL D0+ 2.816 V 28.0 % Low erLimit V <= VALUE <= 2.900 V	1	0	5	7-10: D0 Mask Test	0.000	50.0 %	No Mask Failures
✓ 0 5 7-4: D0 Fall Time 89.428 ps 19.2 % VALUE >= 75.000 ps ✓ 0 5 7-2: VL D0+ 2.816 V 28.0 % Low erLimit V <= VALUE <= 2.900 V	✓	0	5	7-10: D0 Data Jitter	83 m	72.3 %	<=0.3Tbit
✓ 0 5 7-2: VL D0+ 2.816 V 28.0 % Low erLimit V <= VALUE <= 2.900 V	1	0	5	7-4: D0 Rise Time	90.687 ps	20.9 %	VALUE >= 75.000 ps
✓ 0 5 7-2: VL D0- 2.828 V 24.0 % Low erLimit V <= VALUE <= 2.900 V	✓	0	5	7-4: D0 Fall Time	89.428 ps	19.2 %	VALUE >= 75.000 ps
✓ 0 5 7-7: Intra-Pair Skew - Data Lane 0 -12 mTbit 46.0 % -150 mTbit <= VALUE <= 150 mTbit	1	0	5	7-2: VL D0+	2.816 V	28.0 %	Low erLimit V <= VALUE <= 2.900 V
✓ 0 5 7-10: D1 Mask Test 0.000 50.0 % No Mask Failures ✓ 0 5 7-10: D1 Data Jitter 113 m 62.3 % <=0.3Tbit	✓	0	5	7-2: VL D0-	2.828 V	24.0 %	Low erLimit V <= VALUE <= 2.900 V
✓ 0 5 7-10: D1 Data Jitter 113 m 62.3 % <=0.3Tbit	1	0	5	7-7: Intra-Pair Skew - Data Lane 0	-12 mTbit	46.0 %	-150 mTbit <= VALUE <= 150 mTbit
✓ 0 5 7-4: D1 Rise Time 87.437 ps 16.6 % VALUE >= 75.000 ps ✓ 0 5 7-4: D1 Fall Time 88.462 ps 17.9 % VALUE >= 75.000 ps ✓ 0 5 7-2: VL D1- 2.819 V 27.0 % Low erLimit V <= VALUE <= 2.900 V	✓	0	5	7-10: D1 Mask Test	0.000	50.0 %	No Mask Failures
✓ 0 5 7-4: D1 Fall Time 88.462 ps 17.9 % VALUE >= 75.000 ps ✓ 0 5 7-2: VL D1- 2.819 V 27.0 % Low erLimit V <= VALUE <= 2.900 V ✓ 0 5 7-7: Intra-Pair Skew - Data Lane 1 -17 mTbit 44.3 % -150 mTbit <= VALUE <= 150 mTbit ✓ 0 5 7-2: VL D1+ 2.816 V 28.0 % Low erLimit V <= VALUE <= 2.900 V ✓ 0 4 7-6: Inter-Pair Skew - D0/D1 -3 mTpixel 49.3 % -200 mTpixel <= VALUE <= 200 mTpixel ✓ 0 4 7-6: Inter-Pair Skew - D1/D2 -5 mTpixel 48.8 % -200 mTpixel <= VALUE <= 200 mTpixel	1	0	5	7-10: D1 Data Jitter	113 m	62.3 %	<=0.3Tbit
✓ 0 5 7-2: VL D1- 2.819 V 27.0 % Low erLimit V <= VALUE <= 2.900 V	✓	0	5	7-4: D1 Rise Time	87.437 ps	16.6 %	VALUE>= 75.000 ps
✓ 0 5 7-7: Intra-Pair Skew - Data Lane 1 -17 mTbit 44.3 % -150 mTbit <= VALUE <= 150 mTbit	1	0	5	7-4: D1 Fall Time	88.462 ps	17.9 %	VALUE>= 75.000 ps
✓ 0 5 7-2: VL D1+ 2.816 V 28.0 % Low erLimit V <= VALUE <= 2.900 V	✓	0	5	7-2: VL D1-	2.819 V	27.0 %	Low erLimit V <= VALUE <= 2.900 V
✓ 0 4 7-6: Inter-Pair Skew - D0/D1 / D2 -3 mTpixel 49.3 % -200 mTpixel <= VALUE <= 200 mTpixel	\checkmark	0	5	7-7: Intra-Pair Skew - Data Lane 1	-17 mTbit	44.3 %	-150 mTbit <= VALUE <= 150 mTbit
√ 0 4 7-6: Inter-Pair Skew - D1/D2 -5 mTpixel 48.8 % -200 mTpixel <= VALUE <= 200 mTpixel	✓	0	5	7-2: VL D1+	2.816 V	28.0 %	Low erLimit V <= VALUE <= 2.900 V
	1	0	4	7-6: Inter-Pair Skew - D0/D1	-3 mTpixel	49.3 %	-200 mTpixel <= VALUE <= 200 mTpixel
√ 0 4 7-6: Inter-Pair Skew - D0/D2 -4 mTpixel 49.0 % -200 mTpixel <= VALUE <= 200 mTpixel	✓	0	4	7-6: Inter-Pair Skew - D1/D2	-5 mTpixel	48.8 %	-200 mTpixel <= VALUE <= 200 mTpixel
	1	0	4	7-6: Inter-Pair Skew - D0/D2	-4 mTpixel	49.0 %	-200 mTpixel <= VALUE <= 200 mTpixel



FRL_12G

Test Statistics					
Failed	0				
Passed	81				
Total	81				

Margin Thre	sholds
Warning	< 5 %
Critical	< 0 %

Pass	# Failed	#Trials	Test Name	Actual Value Margin	n Pass Limits
1		1	Save Lane D3 Waveform (TP1) (LTP8) (A Llanes transmit)	0.000	Information Only
1		1	Save Lane D3 Waveform (TP1) (LTP8)	0.000	Information Only
1		1	Save Lane D3 Waveform (TP1) (LTP3)	0.000	Information Only
(1)		1	Save Lane D3 Waveform (TP1) (LTP4)	0.000	Information Only
1		1	Save Lane D0 Waveform (TP1) (LTP5) (A1 lanes transmit)	0.000	Information Only
(i)		1	Save Lane D0 Waveform (TP1) (LTP5)	0.000	Information Only



-						
1		1	Save Lane D0 Waveform (TP1) (LTP3)	0.000		Information Only
1		1	Save Lane D0 Waveform (TP1) (LTP4)	0.000		Information Only
(1)		1	Save Lane D3 and D0 Waveform	0.000		Information Only
(1)		1	Save Lane D1 Waveform (TP1) (LTP6) (All lanes transmit)	0.000		Information Only
1		1	Save Lane D1 Waveform (TP1) (LTP6)	0.000		Information Only
(1)		1	Save Lane D1 Waveform (TP1) (LTP3)	0.000		Information Only
(1)		1	Save Lane D1 Waveform (TP1) (LTP4)	0.000		Information Only
(1)		1	Save Lane D2 Waveform (TP1) (LTP7)	0.000		Information Only
(1)		1	Save Lane D2 Waveform (TP1) (LTP3)	0.000		Information Only
(1)		1	Save Lane D2 Waveform (TP1) (LTP4)	0.000		Information Only
(1)		1	Save Lane D1 and D2 Waveform	0.000		Information Only
(1)		1	Save Lane D2 Waveform (TP1) (LTP7) (All lanes transmit)	0.000		Information Only
(1)		1	Save Lane D0 and D1 Waveform	0.000		Information Only
✓.	0	1	HFR1-3: D3+ Ris e Slew Rate	3.771 mW/ps	78.4 %	VALUE ← 16.000 mV/ps
✓	0	1	HFR1-3: D3- Ris e Slew Rate	4.087 mV/ps	74.6 %	VALUE ← 16.000 mV/ps
✓.	0	1	HFR1-3: D3+ Fall Slew Rate	4.129 mV/ps	74.2 %	VALUE ← 16.000 mV/ps
✓	0	1	HFR1-3: D3- Fall Siew Rate	4.207 mV/ps	73.7 %	VALUE ← 16.000 mV/ps
1	0	1	HFR1-1: D3 DC Common Mode	3.301 V	3.5 %	2.500 V <= VALUE <= 3.330 V
1	0	1	HFR1-2: Vs e Min D3+	3.085 V	5.5 %	VALUE >= FRLVs eMinLimit V
1	0	1	HFR1-2: Vs e Max D3+	3.516 V	4.3 %	VALUE ← FRLVs eMax Limit V
1	0	1	HFR1-2: Vs e Min D3-	3.088 V	5.6 %	VALUE >= FRLVs eMinLimit V
1	0	1	HFR1-2: Vs e Max D3-	3.518 V	4.3 %	VALUE ⇐= FRLVs eMax Limit V



[✓	0	1	HFR1-5: D3 Data Rate	-23.740 ppm	48.0 %	-300.000 ppm <= VALUE <= 300.000 ppm	-
	√.	0	1	HFR1-8: D3 AC Common Mode Noise	42 mV	72.0 %	VALUE ← 150 mV	
	✓	0	1	HFR1-6: D3 RJ Measurement Test	78 mTbit	38.7 %	1 mTbit ← VALUE ← 200 mTbit	
	√.	0	1	HFR1-7: D3 Eye Mask Test - Category 3 Worst Cable Model (WCM3)	0.000	50.0 %	No Mask Failures	
_[✓	0	1	HFR1-7: D3 Eye Mask Test - Category 3 Short Cable Model (SCM3)	0.000	50.0 %	No Mask Failures	_
	√ ·	0	1	HFR1-3: D0+ Ris e Slew Rate	4.017 mV/ps	74.9 %	VALUE ← 16.000 mV/ps	
	✓	0	1	HFR1-3: D0- Ris e Slew Rate	4.118 ml//ps	74.3 %	VALUE <= 16.000 mV/ps	
	√ .	0	1	HFR1-3: D0+ Fall Slew Rate	4.158 mV/ps	74.0 %	VALUE ← 16.000 mV/ps	
	✓	0	1	HFR1-3: D0- Fall Siew Rate	4.321 mV/ps	73.0 %	VALUE ← 16.000 mV/ps	
	√.	0	1	HFR1-1: D0 DC Common Mode	3.300 V	3.6 %	2.500 V <= VALUE ← 3.330 V	
	✓	0	1	HFR1-2: Vs e Min D0+	3.085 V	5.5 %	VALUE >= FRLVs eMinLimit V	
	√.	0	1	HFR1-2: Vs e Max D0+	3.518 V	4.3 %	VALUE ← FRLVs eMax Limit V	
	✓	0	1	HFR1-2: Vs e Min D0-	3.082 V	5.4 %	VALUE >= FRLVs eMinLimit V	
	√.	0	1	HFR1-2: Vs e Max D0-	3.517 V	4.3 %	VALUE ← FRLVs eMax Limit V	
	✓	0	1	HFR1-5: D0 Data Rate	-23.968 ppm	48.0 %	-300.000 ppm <= VALUE <= 300.000 ppm	
	√.	0	1	HFR1-8: D0 AC Common Mode Noise	52 mV	65.3 %	VALUE ← 150 mV	
	✓	0	1	HFR1-6: D0 RJ Measurement Test	77 mTbit	38.2 %	1 mTbit <= VALUE <= 200 mTbit	
	√.	0	1	HFR1-7: D0 Eye Mask Test - Category 3 Worst Cable Model (WCM3)	0.000	50.0 %	No Mask Failures	
	✓	0	1	HFR1-7: D0 Eye Mask Test - Category 3 Short Cable Model (SCM3)	0.000	50.0 %	No Mask Failures	
	√.	0	1	HFR1-3: D1+ Ris e Slew Rate	3.923 mV/ps	75.5 %	VALUE ← 16.000 mV/ps	
	✓	0	1	HFR1-3: D1- Ris e Slew Rate	4.080 mW/ps	74.6 %	VALUE ← 16.000 mV/ps	
	√ .	0	1	HFR1-3: D1+ Fall Slew Rate	4.169 mW/ps	73.9 %	VALUE ← 16.000 mV/ps	
	✓	0	1	HFR1-3: D1- Fall Slew Rate	4.260 mV/ps	73.4 %	VALUE ← 16.000 mV/ps	
	√.	0	1	HFR1-1: D1 DC Common Mode	3.300 V	3.6 %	2.500 V <= VALUE ← 3.330 V	
	✓	0	1	HFR1-2: Vs e Min D1+	3.091 V	5.7 %	VALUE >= FRLVs eMinLimit V	
	1	0	1	HFR1-2: Vs e Max D1+	3.516 V	4.3 %	VALUE ← FRLVs eMax Limit V	
	✓	0	1	HFR1-2: Vs e Min D1-	3.080 V	5.3 %	VALUE >= FRLVs eMinLimit V	
	1	0	1	HFR1-2: Vs e Max D1-	3.524 V	4.1 %	VALUE ← FRLVs eMax Limit V	



√ 0							
	✓	0	1	HFR1-5: D1 Data Rate	-24.403 ppm	45.9 %	-300.000 ppm <= VALUE <= 300.000 ppm
V 0	\checkmark	0	1	HFR1-8: D1 AC Common Mode Noise	35 mV	78.7 %	VALUE ← 150 mV
	✓	0	1	HFR1-6: D1 RJ Measurement Test	78 mTbit	38.7 %	1 mTbit <= VALUE <= 200 mTbit
✓ 0 1 HFR1-3: D2-Rise Slaw Rate 4.221 mt//ps 7.3.6 % VALUE ≈ 16.000 mt//ps ✓ 0 1 HFR1-3: D2-Fisil Slaw Rate 4.127 mt//ps 74.2 % VALUE ≈ 16.000 mt//ps ✓ 0 1 HFR1-3: D2-Fisil Slaw Rate 4.408 mt//ps 72.5 % VALUE ≈ 16.000 mt//ps ✓ 0 1 HFR1-1: D2 DC Common Mode 3.300 V 3.6 % 2.500 V <= VALUE ≈ 16.000 mt//ps	1	0	1	HFR1-7: D1 Eye Mask Test - Category 3 Worst Cable Model (WCM3)	0.000	50.0 %	No Mask Failures
Value	✓	0	1	HFR1-7: D1 Eye Mask Test - Category 3 Short Cable Model (SCMB)	0.000	50.0 %	No Mask Failures
V	1	0	1	HFR1-3: D2+ Ris e Slew Rate	4.221 mV/ps	73.6 %	VALUE ← 16.000 mV/ps
V 0	✓	0	1	HFR1-3: D2- Ris e Slew Rate	4.127 mW/ps	74.2 %	VALUE ← 16.000 mV/ps
0	\checkmark	0	1	HFR1-3: D2+ Fall Slew Rate	4.408 mV/ps	72.5 %	VALUE ← 16.000 mV/ps
Value Val	✓	0	1	HFR1-3: D2- Fall Slew Rate	4.406 mV/ps	72.5 %	VALUE ← 16.000 mV/ps
V V V V V V V V V V	\checkmark	0	1	HFR1-1: D2 DC Common Mode	3.300 V	3.6 %	2.500 V <= VA LUE <= 3.330 V
✓ 0 1 HFR1-2: Vs e Min D2- 3.082 V 5.4 % VALUE ≈ FRLVs eMinLimit V ✓ 0 1 HFR1-2: Vs e Max D2- 3.519 V 4.2 % VALUE ≈ FRLVs eMinLimit V ✓ 0 1 HFR1-5: D2 Data Rate -24.018 ppm 48.0 % -300.000 ppm <= VALUE <= 300.000 ppm ✓ 0 1 HFR1-8: D2 AC Common Mode Noise 50 mV 68.7 % VALUE ≈ 150 mV ✓ 0 1 HFR1-8: D2 AC Common Mode Noise 50 mV 68.7 % VALUE ≈ 150 mV ✓ 0 1 HFR1-8: D2 AC Common Mode Noise 50 mV 68.7 % VALUE ≈ 150 mV ✓ 0 1 HFR1-8: D2 AC Common Mode Noise 50 mV 68.7 % VALUE ≈ 150 mV ✓ 0 1 HFR1-8: D2 AC Common Mode Noise 50 mV 68.7 % VALUE ≈ 150 mV ✓ 0 1 HFR1-6: D2 RJ Meas urement Test 78 mTbit 38.7 % 1 mTbit < VALUE <= 200 mTbit ✓ 0 1 HFR1-7: D2 Eye Mask Test - Category 3 Short Cable Model (WCM3) 0.000	✓	0	1	HFR1-2: Vs e Min D2+	3.083 V	5.4 %	VALUE >= FRLVs eMinLimit V
Value	\checkmark	0	1	HFR1-2: Vs e Max D2+	3.515 V	4.4 %	VALUE ⇔ FRLVs eMax Limit V
✓ 0 1 HFR1-5: D2 Data Rate -24.018 ppm 48.0 % -300.000 ppm <= VALUE <= 300.000 ppm	✓	0	1	HFR1-2: Vs e Min D2-	3.082 V	5.4 %	VALUE >= FRLVs eMinLimit V
✓ 0 1 HFR1-8: D2 AC Common Mode Noise 50 mV 68.7 % VALUE ← 150 mV ✓ 0 1 HFR1-6: D2 RJ Meas unement Test 78 mTbit 38.7 % 1 mTbit ← VALUE ← 200 mTbit ✓ 0 1 HFR1-7: D2 Eye Mask Test - Category 3 Worst Cable Model (WCM3) 0.000 50.0 % No Mask Faitures ✓ 0 1 HFR1-7: D2 Eye Mask Test - Category 3 Short Cable Model (SCM8) 0.000 50.0 % No Mask Faitures ✓ 0 1 HFR1-4: hter-Pair Skew - D3.00 39 mTBit 49.5 % InterpairSkew Thres holdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit ✓ 0 1 HFR1-4: hter-Pair Skew - D0.01 -101 mTBit 49.9 % InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit ✓ 0 1 HFR1-4: hter-Pair Skew - D3.01 -62 mTBit 49.2 % InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit ✓ 0 1 HFR1-4: hter-Pair Skew - D3.02 -57 mTBit 49.3 % InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit	\checkmark	0	1	HFR1-2: Vs e Max D2-	3.519 V	4.2 %	VALUE ⇔ FRLVs eMax Limit V
✓ 0 1 HFR1-6: D2 RJ Meas urement Test 78 mTbit 38.7 % 1 mTbit ← VALUE ← 200 mTbit ✓ 0 1 HFR1-7: D2 Eye Mas k Test - Category 3 Worst Cable Model (WCM3) 0.000 50.0 % No Mas k Faitures ✓ 0 1 HFR1-4: hter-Pair Skew - D3/D0 39 mTBit 49.5 % InterpairSkew Thres holdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit ✓ 0 1 HFR1-4: hter-Pair Skew - D1/D2 5 mTBit 49.9 % InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit ✓ 0 1 HFR1-4: hter-Pair Skew - D0/D1 -101 mTBit 48.7 % InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit ✓ 0 1 HFR1-4: hter-Pair Skew - D3/D1 -62 mTBit 49.2 % InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit ✓ 0 1 HFR1-4: hter-Pair Skew - D3/D2 -57 mTBit 49.3 % InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit	✓	0	1	HFR1-5: D2 Data Rate	-24.018 ppm	46.0 %	-300.000 ppm <= VALUE <= 300.000 ppm
✓ 0 1 HFR1-7: D2 Eye Mask Test - Category 3 Worst Cable Model (WCM3) 0.000 50.0 % No Mask Failures ✓ 0 1 HFR1-7: D2 Eye Mask Test - Category 3 Short Cable Model (SCM3) 0.000 50.0 % No Mask Failures ✓ 0 1 HFR1-4: hter-Pair Skew - D3/D0 39 mTBit 49.5 % InterpairSkew Thres holdNeg TBit <= VALUE <= InterpairSkew ThresholdPos TBit ✓ 0 1 HFR1-4: hter-Pair Skew - D0/D1 -101 mTBit 48.7 % InterpairSkew ThresholdNeg TBit <= VALUE <= InterpairSkew ThresholdPos TBit ✓ 0 1 HFR1-4: hter-Pair Skew - D3/D1 -62 mTBit 49.2 % InterpairSkew ThresholdNeg TBit <= VALUE <= InterpairSkew ThresholdPos TBit ✓ 0 1 HFR1-4: hter-Pair Skew - D3/D2 -57 mTBit 49.3 % InterpairSkew ThresholdNeg TBit <= VALUE <= InterpairSkew ThresholdPos TBit	\checkmark	0	1	HFR1-8: D2 AC Common Mode Nois e	50 mV	66.7 %	VALUE ← 150 mV
✓ 0 1 HFR1-7; D2 Eye Mask Test - Category 3 Short Cable Model (SCM8) 0.000 50.0 % No Mask Failures ✓ 0 1 HFR1-4; hter-Pair Skew - D3/D2 39 mTBit 49.5 % Interpair Skew Thres holdNeg TBit ← VALUE ← Interpair Skew ThresholdPos TBit ✓ 0 1 HFR1-4; hter-Pair Skew - D0/D1 -101 mTBit 48.7 % Interpair Skew ThresholdNeg TBit ← VALUE ← Interpair Skew ThresholdPos TBit ✓ 0 1 HFR1-4; hter-Pair Skew - D3/D1 -62 mTBit 49.2 % Interpair Skew ThresholdNeg TBit ← VALUE ← Interpair Skew ThresholdPos TBit ✓ 0 1 HFR1-4; hter-Pair Skew - D3/D2 -57 mTBit 49.3 % Interpair Skew ThresholdNeg TBit ← VALUE ← Interpair Skew ThresholdPos TBit	✓	0	1	HFR1-6: D2 RJ Measurement Test	78 mTbit	38.7 %	1 mTbit ← VALUE ← 200 mTbit
✓ 0 1 HFR1-4: hter-Pair Skew - D3/D0 39 mTBit 49.5 % InterpairSkew Thres holdNeg TBit ← VALUE <= InterpairSkew ThresholdPos TBit	\checkmark	0	1	HFR1-7: D2 Eye Mask Test - Category 3 Worst Cable Model (WCM3)	0.000	50.0 %	No Mask Failures
✓ 0 1 HFR1-4: hter-Pair Skew - D1/D2 5 mTBit 49.9 % InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit ✓ 0 1 HFR1-4: hter-Pair Skew - D3/D1 -101 mTBit 48.7 % InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit ✓ 0 1 HFR1-4: hter-Pair Skew - D3/D1 -62 mTBit 49.2 % InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit ✓ 0 1 HFR1-4: hter-Pair Skew - D3/D2 -57 mTBit 49.3 % InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit	✓	0	1	HFR1-7: D2 Eye Mask Test - Category 3 Short Cable Model (SCM3)	0.000	50.0 %	No Mask Failures
✓ 0 1 HFR1-4: hter-Pair Skew - D0/D1 -101 mTBit 48.7 % InterpairSkew Thres holdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit ✓ 0 1 HFR1-4: hter-Pair Skew - D3/D1 -62 mTBit 49.2 % InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit ✓ 0 1 HFR1-4: hter-Pair Skew - D3/D2 -57 mTBit 49.3 % InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit	1	0	1	HFR1-4: hter-Pair Skew - D3/D0	39 mTBit	49.5 %	InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit
✓ 0 1 HFR1-4: hter-Pair Skew - D3/D1 -62 mTBit 49.2 % InterpairSkew Thres holdNeg TBit <= VALUE <= InterpairSkew ThresholdPos TBit	1	0	1	HFR1-4: hter-Pair Skew - D1/D2	5 mTBit	49.9 %	InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit
√ 0 1 HFR1-4: hter-Pair Skew - D3/D2 -57 mTBit 49.3 % InterpairSkew ThresholdNeg TBit ← VALUE <= InterpairSkew ThresholdPos TBit √ 0 1 HFR1-4: hter-Pair Skew - D3/D2 -57 mTBit 49.3 % InterpairSkew ThresholdNeg TBit ← VALUE <= InterpairSkew ThresholdPos TBit √ 0 1 HFR1-4: hter-Pair Skew - D3/D2 -57 mTBit 49.3 % InterpairSkew ThresholdNeg TBit ← VALUE <= InterpairSkew ThresholdPos TBit √ 0 1 HFR1-4: hter-Pair Skew - D3/D2 -57 mTBit 49.3 % InterpairSkew ThresholdNeg TBit ← VALUE <= InterpairSkew ThresholdPos TBit √ 0 1 HFR1-4: hter-Pair Skew - D3/D2 -57 mTBit 49.3 % InterpairSkew ThresholdNeg TBit ← VALUE <= InterpairSkew ThresholdPos TBit √ 0 1 HFR1-4: hter-Pair Skew - D3/D2 -57 mTBit 49.3 % InterpairSkew ThresholdNeg TBit √ 0 1 HFR1-4: hter-Pair Skew - D3/D2 -57 mTBit 49.3 % InterpairSkew ThresholdNeg TBit √ 0 1 HFR1-4: hter-Pair Skew - D3/D2 -57 mTBit 49.3 % InterpairSkew ThresholdNeg TBit √ 0 1 HFR1-4: hter-Pair Skew - D3/D2 -57 mTBit 49.3 % InterpairSkew ThresholdNeg TBit √ 0 1 HFR1-4: hter-Pair Skew - D3/D2 -57 mTBit 49.3 % InterpairSkew ThresholdNeg TBit -57 mTBit 49.3 % InterpairSkew ThresholdNeg TB	1	0	1	HFR1-4: hter-Pair Skew - D0/D1	-101 mTBit	48.7 %	InterpairSkew ThresholdNeg TBit <= VALUE <= InterpairSkew ThresholdPos TBit
	1	0	1	HFR1-4: hter-Pair Skew - D3/D1	-62 mTBit	49.2 %	InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit
√ 0 1 HFR1-4: hter-Pair Skew - D0/D2 -98 mTBit 48.8 % InterpairSkew ThresholdNeg TBit ← VALUE <= InterpairSkew ThresholdPos TBit -98 mTBit 48.8 % InterpairSkew ThresholdNeg TBit ← VALUE <= InterpairSkew ThresholdPos TBit -98 mTBit 48.8 % InterpairSkew ThresholdNeg TBit ← VALUE <= InterpairSkew ThresholdPos TBit -98 mTBit 48.8 % InterpairSkew ThresholdNeg TBit ← VALUE <= InterpairSkew ThresholdPos TBit -98 mTBit 48.8 % InterpairSkew ThresholdNeg TBit ← VALUE <= InterpairSkew ThresholdPos TBit -98 mTBit 48.8 % InterpairSkew ThresholdNeg TBit ← VALUE <= InterpairSkew ThresholdPos TBit -98 mTBit 48.8 % InterpairSkew ThresholdNeg TBit ← VALUE <= InterpairSkew ThresholdPos TBit -98 mTBit 48.8 % InterpairSkew ThresholdNeg TBit ← VALUE <= InterpairSkew ThresholdPos TBit -98 mTBit 48.8 % InterpairSkew ThresholdPos TBit -98 mTBit	1	0	1	HFR1-4: hter-Pair Skew - D3/D2	-57 mTBit	49.3 %	InterpairSkew ThresholdNeg TBit <= VALUE <= InterpairSkew ThresholdPos TBit
	1	0	1	HFR1-4: hter-Pair Skew - D0/D2	-96 mTBit	48.8 %	InterpairSkew ThresholdNeg TBit ← VALUE ← InterpairSkew ThresholdPos TBit

11.TYPEC—DP



DisplayPort

Summary of Results

Test Stati	stics
Failed	0
Passed	16
Total	16

Margin Thresholds
Warning < 5 %
Critical < 0 %

Pass	# Failed	# Trials	Test Name	Worst Actual	Worst Margin	Pass Limits
✓	0	10	3.3 Lane 0 - Peak to Peak Voltage Test - PRBS 7	864 mV	37.4 %	VALUE <= 1.380 V
1	0	10	3.3 Lane 1 - Peak to Peak Voltage Test - PRBS 7	886 mV	35.8 %	VALUE <= 1.380 V
✓	0	10	3.3 Lane 2 - Peak to Peak Voltage Test - PRBS 7	824 mV	40.3 %	VALUE <= 1.380 V
1	0	10	3.3 Lane 3 - Peak to Peak Voltage Test - PRBS 7	872 mV	36.8 %	VALUE <= 1.380 V
✓	0	1	3.1 Lane 0 - Eye Diagram Test - PRBS 7	0.000	50.0 %	-500 m <= VALUE <= 500 m
✓ -	0	1	3.1 Lane 1 - Eye Diagram Test - PRBS 7	0.000	50.0 %	-500 m <= VALUE <= 500 m
✓	0	1	3.1 Lane 2 - Eye Diagram Test - PRBS 7	0.000	50.0 %	-500 m <= VALUE <= 500 m
✓ -	0	1	3.1 Lane 3 - Eye Diagram Test - PRBS 7	0.000	50.0 %	-500 m <= VALUE <= 500 m
✓	0	4	3.12 Lane 0 - Total Jitter Test (HBR) - PRBS 7	216.100 mUI	48.5 %	VALUE <= 420.000 mUI
✓ -	0	4	3.12 Lane 1 - Total Jitter Test (HBR) - PRBS 7	150.800 mUI	64.1 %	VALUE <= 420.000 mUI
✓	0	4	3.12 Lane 2 - Total Jitter Test (HBR) - PRBS 7	242.700 mUI	42.2 %	VALUE <= 420.000 mUI
✓ -	0	4	3.12 Lane 3 - Total Jitter Test (HBR) - PRBS 7	220.000 mUI	47.6 %	VALUE <= 420.000 mUI
✓	0	4	3.11 Lane 0 - Non ISI Jitter Test (HBR) - PRBS 7	136.800 mUI	50.4 %	VALUE <= 276.000 mUI
1	0	4	3.11 Lane 1 - Non ISI Jitter Test (HBR) - PRBS 7	111.800 mUI	59.5 %	VALUE <= 276.000 mUI
1	0	4	3.11 Lane 2 - Non ISI Jitter Test (HBR) - PRBS 7	154.900 mUI	43.9 %	VALUE <= 276.000 mUI
1	0	4	3.11 Lane 3 - Non ISI Jitter Test (HBR) - PRBS 7	146.500 mUI	46.9 %	VALUE <= 276.000 mUI

11.TYPEC—DP



DisplayPort





Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Pass Limits
✓	0	1	3.1 Lane 0 - Eye Diagram Test (TP3 EQ) - HBR2CPAT	0.000	50.0 %	-500 m <= VALUE <= 500 m
1	0	1	3.1 Lane 1 - Eye Diagram Test (TP3 EQ) - HBR2CPAT	0.000	50.0 %	-500 m <= VALUE <= 500 m
✓	0	1	3.1 Lane 2 - Eye Diagram Test (TP3 EQ) - HBR2CPAT	0.000	50.0 %	-500 m <= VALUE <= 500 m
\checkmark	0	1	3.1 Lane 3 - Eye Diagram Test (TP3 EQ) - HBR2CPAT	0.000	50.0 %	-500 m <= VALUE <= 500 m
✓	0	1	3.1 Lane 0 - Eye Diagram Test with No Cable Model (TP3 EQ) - HBR2CPAT	0.000	50.0 %	-500 m <= VALUE <= 500 m
\checkmark	0	1	3.1 Lane 1 - Eye Diagram Test with No Cable Model (TP3 EQ) - HBR2CPAT	0.000	50.0 %	-500 m <= VALUE <= 500 m
✓	0	1	3.1 Lane 2 - Eye Diagram Test with No Cable Model (TP3 EQ) - HBR2CPAT	0.000	50.0 %	-500 m <= VALUE <= 500 m
1	0	1	3.1 Lane 3 - Eye Diagram Test with No Cable Model (TP3 EQ) - HBR2CPAT	0.000	50.0 %	-500 m <= VALUE <= 500 m
✓	0	1	3.12 Lane 0 - Total Jitter Test (TP3 EQ) (HBR2) - HBR2CPAT	171.300 mUI	70.5 %	VALUE <= 580.000 mUI
1	0	1	3.12 Lane 1 - Total Jitter Test (TP3 EQ) (HBR2) - HBR2CPAT	179.300 mUI	69.1 %	VALUE <= 580.000 mUI
✓	0	1	3.12 Lane 2 - Total Jitter Test (TP3 EQ) (HBR2) - HBR2CPAT	179.500 mUI	69.1 %	VALUE <= 580.000 mUI
1	0	1	3.12 Lane 3 - Total Jitter Test (TP3 EQ) (HBR2) - HBR2CPAT	189.300 mUI	67.4 %	VALUE <= 580.000 mUI
✓	0	1	3.12 Lane 0 - Total Jitter Test with No Cable Model (TP3 EQ) (HBR2) - HBR2CPAT	200.000 mUI	65.5 %	VALUE <= 580.000 mUI
1	0	1	3.12 Lane 1 - Total Jitter Test with No Cable Model (TP3 EQ) (HBR2) - HBR2CPAT	198.000 mUI	65.9 %	VALUE <= 580.000 mUI
✓	0	1	3.12 Lane 2 - Total Jitter Test with No Cable Model (TP3 EQ) (HBR2) - HBR2CPAT	210.600 mUI	63.7 %	VALUE <= 580.000 mUI
\checkmark	0	1	3.12 Lane 3 - Total Jitter Test with No Cable Model (TP3 EQ) (HBR2) - HBR2CPAT	205.800 mUI	64.5 %	VALUE <= 580.000 mUI
✓	0	1	3.12 Lane 0 - Deterministic Jitter Test (TP3 EQ) - HBR2CPAT	79.000 mUI	83.9 %	VALUE <= 490.000 mUI
\checkmark	0	1	3.12 Lane 1 - Deterministic Jitter Test (TP3 EQ) - HBR2CPAT	86.800 mUI	82.3 %	VALUE <= 490.000 mUI
✓	0	1	3.12 Lane 2 - Deterministic Jitter Test (TP3 EQ) - HBR2CPAT	89.200 mUI	81.8 %	VALUE <= 490.000 mUI
\checkmark	0	1	3.12 Lane 3 - Deterministic Jitter Test (TP3 EQ) - HBR2CPAT	98.500 mUI	79.9 %	VALUE <= 490.000 mUI
1	0	1	3.12 Lane 0 - Deterministic Jitter Test with No Cable Model (TP3 EQ) - HBR2CPAT	104.400 mUI	78.7 %	VALUE <= 490.000 mUI
1	0	1	3.12 Lane 1 - Deterministic Jitter Test with No Cable Model (TP3 EQ) - HBR2CPAT	104.100 mUI	78.8 %	VALUE <= 490.000 mUI
1	0	1	3.12 Lane 2 - Deterministic Jitter Test with No Cable Model (TP3 EQ) - HBR2CPAT	113.700 mUI	76.8 %	VALUE <= 490.000 mUI
1	0	1	3.12 Lane 3 - Deterministic Jitter Test with No Cable Model (TP3 EQ) - HBR2CPAT	114.300 mUI	76.7 %	VALUE <= 490.000 mUI

11.TYPEC—DP



DisplayPort





Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Pass Limits
1	0	1	3.1 Lane 0 - Eye Diagram Test (TP3 CTLE) - TPS4	0.000	50.0 %	-500 m <= VALUE <= 500 m
1	0	1	3.1 Lane 1 - Eye Diagram Test (TP3 CTLE) - TPS4	0.000	50.0 %	-500 m <= VALUE <= 500 m
✓	0	1	3.1 Lane 2 - Eye Diagram Test (TP3 CTLE) - TPS4	0.000	50.0 %	-500 m <= VALUE <= 500 m
1	0	1	3.1 Lane 3 - Eye Diagram Test (TP3 CTLE) - TPS4	0.000	50.0 %	-500 m <= VALUE <= 500 m
✓	0	1	3.11 Lane 0 - Total Jitter Test (TP3 CTLE) - TPS4	261.200 mUI	44.4 %	VALUE <= 470.000 mUI
1	0	1	3.11 Lane 1 - Total Jitter Test (TP3 CTLE) - TPS4	259.800 mUI	44.7 %	VALUE <= 470.000 mUI
✓	0	1	3.11 Lane 2 - Total Jitter Test (TP3 CTLE) - TPS4	275.100 mUI	41.5 %	VALUE <= 470.000 mUI
1	0	1	3.11 Lane 3 - Total Jitter Test (TP3 CTLE) - TPS4	245.400 mUI	47.8 %	VALUE <= 470.000 mUI
✓	0	1	3.11 Lane 0 - Non ISI Jitter Test (TP3 CTLE) - TPS4	98.800 mUI	57.0 %	VALUE <= 230.000 mUI
1	0	1	3.11 Lane 1 - Non ISI Jitter Test (TP3 CTLE) - TPS4	99.200 mUI	56.9 %	VALUE <= 230.000 mUI
1	0	1	3.11 Lane 2 - Non ISI Jitter Test (TP3 CTLE) - TPS4	108.300 mUI	52.9 %	VALUE <= 230.000 mUI
1	0	1	3.11 Lane 3 - Non ISI Jitter Test (TP3 CTLE) - TPS4	95.200 mUI	58.6 %	VALUE <= 230.000 mUI



RK3588 eDP 1.62G RBR

Summary of Results

Test Statis Failed	0
Passed	3
Total	3



П	Pass	# Failed	# Trials	Test Name	Worst Actual	Worst Margin	Pass Limits
П	✓	0	10	Lane 0 - Peak to Peak Differential Voltage Test (PRBS 7)	1.156 V	16.2 %	VALUE <= 1.380 V
П	\checkmark	0	10	Lane 0 - Differential Voltage Level Test (PRBS 7)	377.518 mV	31.3 %	DiffVoltageLevelAbsoluteMinLimit V <= VALUE <= DiffVoltageLevelAbsoluteMaxLimit V
	✓	0	10	Lane 0 - Pre-Emphasis Level Test (PRBS 7)	3.663 dB	38.4 %	PreEmphasisLevelAbsoluteMinLimit dB <= VALUE <= PreEmphasisLevelAbsoluteMaxLimit dB

RK3588 eDP 2.7G HBR





Pas	# Failed	# Trials	Test Name	Worst Actual	Worst Margin	Pass Limits
✓	0	10	Lane 0 - Peak to Peak Differential Voltage Test (PRBS 7)	1.081 V	23.1 %	VALUE <= 1.380 V
\checkmark	0	10	Lane 0 - Differential Voltage Level Test (PRBS 7)	703.833 mV	6.0 %	DiffVoltageLevelAbsoluteMinLimit V <= VALUE <= DiffVoltageLevelAbsoluteMaxLimit V
1	0	10	Lane 0 - Pre-Emphasis Level Test (PRBS 7)	5.203 dB	16.8 %	PreEmphasisLevelAbsoluteMinLimit dB <= VALUE <= PreEmphasisLevelAbsoluteMaxLimit dB

12.eDP



RK3588 eDP 5.4G HBR2

Test Statistics					
Failed	0				
Passed	3				
Total	3				

Margin Thre	sholds
Warning	< 5 %
Critical	< 0 %

Pas	s # Failed	# Trials	Test Name	Worst Actual	Worst Margin	Pass Limits
√	0	10	Lane 0 - Peak to Peak Differential Voltage Test (PLTPAT)	1.117 V	19.1 %	VALUE <= 1.380 V
4	0	10	Lane 0 - Differential Voltage Level Test (PLTPAT)	697.914 mV	3.4 %	DiffVoltageLevelAbsoluteMinLimit V <= VALUE <= DiffVoltageLevelAbsoluteMaxLimit V
1	0	10	Lane 0 - Pre-Emphasis Level Test (PLTPAT)	5.170 dB	15.4 %	PreEmphasisLevelAbsoluteMinLimit dB <= VALUE <= PreEmphasisLevelAbsoluteMaxLimit dB

13.MIPI D/C PHY



MIPI D-PHY TX

Test Statistics						
Failed	0					
Passed	12					
Total	12					

Margin Thresholds					
Warning	< 2 %				
Critical	< 0 %				

Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Pass Limits
✓	0	1	1.3.7 HS Data TX Static Common Mode Voltage(Vcmtx)	195.84 mV	45.8 %	150.00 mV <= VALUE <= 250.00 mV
1	0	1	1.3.8 HS Data TX Vcmtx Mismatch	710 碌V	85.8 %	VALUE < 5.00 mV
✓	0	1	1.3.4 HS Data TX Differential Voltage(VOD0 Pulse)	-225.50 mV	34.2 %	-270.00 mV <= VALUE <= -140.00 mV
1	0	1	1.3.4 HS Data TX Differential Voltage(VOD1 Pulse)	215.04 mV	42.3 %	140.00 mV <= VALUE <= 270.00 mV
✓	0	1	1.3.5 HS Data TX Differential Voltage Mismatch (Pulse)	10.45 mV	25.4 %	VALUE < 14.00 mV
1	0	1	1.3.6 HS Data TX Single Ended Output High Voltage(VOHHS Pulse)	309.07 mV	14.1 %	VALUE <= 360.00 mV
✓	0	1	1.4.7 HS Clock TX Static Common Mode Voltage(Vcmtx)	200.68 mV	49.3 %	150.00 mV <= VALUE <= 250.00 mV
1	0	1	1.4.8 HS Clock TX Vcmtx Mismatch	620 碌∨	87.6 %	VALUE < 5.00 mV
✓	0	1	1.4.4 HS Clock TX Differential Voltage(VOD0 Pulse)	-224.39 mV	35.1 %	-270.00 mV <= VALUE <= -140.00 mV
1	0	1	1.4.4 HS Clock TX Differential Voltage(VOD1 Pulse)	218.33 mV	39.7 %	140.00 mV <= VALUE <= 270.00 mV
1	0	1	1.4.5 HS Clock TX Differential Voltage Mismatch (Pulse)	6.06 mV	58.7 %	VALUE < 14.00 mV
1	0	1	1.4.6 HS Clock TX Single Ended Output High Voltage(VOHHS Pulse)	319.96 mV	11.1 %	VALUE <= 360.00 mV

13.MIPI D/C PHY



MIPI D-PHY RX

Test Stati	stics
Failed	0
Passed	27
Total	27



Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Pass Limits
✓	0	1	1.3.7 HS Data TX Static Common Mode Voltage(Vcmtx)	221.94 mV	28.1 %	150.00 mV <= VALUE <= 250.00 mV
✓ -	0	1	1.3.8 HS Data TX Vcmtx Mismatch	910 碌V	81.8 %	VALUE < 5.00 mV
✓	0	1	1.3.10 HS Data TX Common-Level Variations Above 450MHz (VCMTX(HF))	5.31 mV	64.6 %	VALUE < 15.00 mV
✓ -	0	1	1.3.9 HS Data TX Common-Level Variations Between 50-450MHz (VCMTX(LF))	7.63 mV	69.5 %	VALUE < 25.00 mV
✓	0	1	1.3.4 HS Data TX Differential Voltage(VOD0 Pulse)	-211.99 mV	44.6 %	-270.00 mV <= VALUE <= -140.00 mV
✓ -	0	1	1.3.4 HS Data TX Differential Voltage(VOD1 Pulse)	201.83 mV	47.6 %	140.00 mV <= VALUE <= 270.00 mV
✓	0	1	1.3.5 HS Data TX Differential Voltage Mismatch (Pulse)	10.16 mV	27.4 %	VALUE < 14.00 mV
✓ -	0	1	1.3.6 HS Data TX Single Ended Output High Voltage(VOHHS Pulse)	327.51 mV	9.0 %	VALUE <= 360.00 mV
✓	0	1	1.4.9 HS Clock TX Common-Level Variations Between 50-450MHz (VCMTX(LF))	6.43 mV	74.3 %	VALUE < 25.00 mV
✓ -	0	1	1.4.7 HS Clock TX Static Common Mode Voltage(Vcmtx)	228.20 mV	21.8 %	150.00 mV <= VALUE <= 250.00 mV
✓	0	1	1.4.10 HS Clock TX Common-Level Variations Above 450MHz (VCMTX(HF))	6.65 mV	55.7 %	VALUE < 15.00 mV
✓ -	0	1	1.4.4 HS Clock TX Differential Voltage(VOD0 Pulse)	-222.25 mV	38.7 %	-270.00 mV <= VALUE <= -140.00 mV
✓	0	1	1.4.4 HS Clock TX Differential Voltage(VOD1 Pulse)	222.92 mV	36.2 %	140.00 mV <= VALUE <= 270.00 mV
✓ -	0	1	1.4.5 HS Clock TX Differential Voltage Mismatch (Pulse)	670 碌∨	95.2 %	VALUE < 14.00 mV
✓	0	1	1.4.6 HS Clock TX Single Ended Output High Voltage(VOHHS Pulse)	338.61 mV	5.9 %	VALUE <= 360.00 mV
✓ -	0	1	1.4.17 HS Clock Instantaneous (Ulinst)(Min)	371 ps	371.0 %	VALUE >= Ulinst_Min_Limit s
✓	0	1	1.3.1 HS Entry: DATA TLPX	57.59 ns	15.2 %	VALUE >= 50.00 ns
✓ -	0	1	1.3.2 HS Entry: DATA TX THS-PREPARE	52.43 ns	23.6 %	THSPrepare_LimitMin s <= VALUE <= THSPrepare_LimitMax s
✓	0	1	1.3.3 HS Entry: DATA TX THS-PREPARE+THS-ZERO	176.07 ns	18.2 %	VALUE >= TXTHSPrepareTHSZero_LimitMin s
✓ -	0	1	1.3.13 HS Exit: DATA TX THS-TRAIL	71.94 ns	16.8 %	VALUE >= TXTHSTrail_LimitMin s
✓	0	1	1.3.14 HS Exit: DATA TX TREOT	9.74 ns	72.2 %	VALUE <= 35.00 ns
1	0	1	1.3.15 HS Exit. DATA TX TEOT	81.68 ns	25.6 %	VALUE <= TXTEOT_LimitMax s
1	0	1	1.3.16 HS Exit: DATA TX THS-EXIT	4.99879 碌s	490E+01 %	VALUE >= 100.00 ns
1	0	1	1.5.3 HS Clock Rising Edge Alignment to First Payload Bit	Pass	100.0 %	VALUE <= 500.000000000 m
✓	0	1	1.4.17 HS Clock Instantaneous (Ulinst)(Max)	431 ps	98.6 %	VALUE < 12.500 ns
1	0	1	1.5.4 Data-to-Clock Skew (TSKEW(TX))(Max,Min)	-102 mUlinst	24.5 %	MinMaxTSkewTest_LimitMin Ulinst <= VALUE <= MinMaxTSkewTest_LimitMax Ulinst
✓	0	1	1.5.4 Data-to-Clock Skew (TSKEW(TX))(Mean)	-4 mUlinst	49.0 %	MeanTSkewTest_LimitMin Ulinst <= VALUE <= MeanTSkewTest_LimitMax Ulinst

14.MIPI DPHY



MIPI D-PHY RX

	Test Statistics				
_	Failed	1			
	Passed	51			
	Total	52			

Pass	# Failed	# Trials	Test Name	Actual Value	Pass Limits
1	0	1	1.3.7 HS Data TX Static Common Mode Voltage(Vcmtx)	223.56 mV	150.00 mV <= VALUE <= 250.00 mV
1	0	1	1.3.8 HS Data TX Vcmtx Mismatch	300 碌∨	VALUE < 5.00 mV
✓	0	1	1.3.10 HS Data TX Common-Level Variations Above 450MHz (VCMTX(HF))	6.65 mV	VALUE < 15.00 mV
\checkmark	0	1	1.3.9 HS Data TX Common-Level Variations Between 50-450MHz (VCMTX(LF))	6.90 mV	VALUE < 25.00 mV
✓	0	1	1.3.4 HS Data TX Differential Voltage(VOD0 Pulse)	-221.37 mV	-270.00 mV <= VALUE <= -140.00 mV
\checkmark	0	1	1.3.4 HS Data TX Differential Voltage(VOD1 Pulse)	193.08 mV	140.00 mV <= VALUE <= 270.00 mV
✓	0	1	1.3.6 HS Data TX Single Ended Output High Voltage(VOHHS Pulse)	331.17 mV	VALUE <= 360.00 mV
\checkmark	0	1	1.4.17 HS Clock Instantaneous (Ulinst)(Max)	438 ps	VALUE < 12.500 ns
✓	0	1	1.3.3 HS Entry: DATA TX THS-PREPARE+THS-ZERO	175.60 ns	VALUE >= TXTHSPrepareTHSZero_LimitMin s
×	1	1	1.3.11 HS Data TX 20%-80% Rise Time (tR)[Burst Data]	188 ps	VALUE < DataRiseTime_LimitMax s
✓	0	1	1.3.11 HS Data TX 20%-80% Rise Time (tR)[Burst Data](Min Conformance Limit)(Informative)	188 ps	VALUE > DataRiseTime_LimitMin s
1	0	1	1.3.12 HS Data TX 80%-20% Fall Time (tF)[Burst Data]	118 ps	VALUE < DataFallTime_LimitMax s
✓	0	1	1.3.12 HS Data TX 80%-20% Fall Time (tF)[Burst Data](Min Conformance Limit)(Informative)	118 ps	VALUE > DataFallTime_LimitMin s
\checkmark	0	1	1.4.9 HS Clock TX Common-Level Variations Between 50-450MHz (VCMTX(LF))	6.21 mV	VALUE < 25.00 mV
✓	0	1	1.4.7 HS Clock TX Static Common Mode Voltage(Vcmtx)	224.59 mV	150.00 mV <= VALUE <= 250.00 mV
\checkmark	0	1	1.4.8 HS Clock TX Vcmtx Mismatch	1.55 mV	VALUE < 5.00 mV
✓	0	1	1.4.10 HS Clock TX Common-Level Variations Above 450MHz (VCMTX(HF))	7.14 mV	VALUE < 15.00 mV
\checkmark	0	1	1.4.4 HS Clock TX Differential Voltage(VOD0 Pulse)	-192.02 mV	-270.00 mV <= VALUE <= -140.00 mV
✓	0	1	1.4.4 HS Clock TX Differential Voltage(VOD1 Pulse)	186.99 mV	140.00 mV <= VALUE <= 270.00 mV
\checkmark	0	1	1.4.5 HS Clock TX Differential Voltage Mismatch (Pulse)	5.03 mV	VALUE < 14.00 mV
✓	0	1	1.4.6 HS Clock TX Single Ended Output High Voltage(VOHHS Pulse)	323.98 mV	VALUE <= 360.00 mV
\checkmark	0	1	1.4.3 HS Entry: CLK TX TCLK-PREPARE+TCLK-ZERO	377.39 ns	VALUE >= 300.00 ns
✓	0	1	1.4.11 HS Clock TX 20%-80% Rise Time (tR)[Burst Clock]	155 ps	VALUE < CLKRiseTime_LimitMax s
1	0	1	1.4.11 HS Clock TX 20%-80% Rise Time (tR)[Burst Clock](Min Conformance Limit)(Informative)	155 ps	VALUE > CLKRiseTime_LimitMin s
✓	0	1	1.4.12 HS Clock TX 80%-20% Fall Time (tF)[Burst Clock]	153 ps	VALUE < CLKFallTime_LimitMax s
\checkmark	0	1	1.4.12 HS Clock TX 80%-20% Fall Time (tF)[Burst Clock](Min Conformance Limit)(Informative)	153 ps	VALUE > CLKFallTime_LimitMin s
✓	0	1	1.4.17 HS Clock Instantaneous (Ulinst)(Min)	361 ps	VALUE >= Ulinst_Min_Limit s
1	0	1	1.3.1 HS Entry: DATA TLPX	57.46 ns	VALUE >= 50.00 ns
✓	0	1	1.3.2 HS Entry: DATA TX THS-PREPARE	51.59 ns	THSPrepare_LimitMin s <= VALUE <= THSPrepare_LimitMax s
1	0	1	1.3.13 HS Exit: DATA TX THS-TRAIL	74.99 ns	VALUE >= TXTHSTrail_LimitMin s
✓	0	1	1.3.14 HS Exit: DATA TX TREOT	7.33 ns	VALUE <= 35.00 ns
1	0	1	1.3.15 HS Exit: DATA TX TEOT	82.32 ns	VALUE <= TXTEOT_LimitMax s

15.USB3.0



USB3.0 HOST

-	Test	Statistics					
	Failed	0					
	Passed	23					
	Total	23					

Margi	n Thresholds
Warning	< 5 %
Critical	< 0 %

Pass	# Failed	# Trials	Test Name (click to jump)	Actual Value	Margin	Pass Limits
	0	1	LFPS Peak-Peak Differential Output Voltage	1.0821 V	29.5 %	800.0 mV <= VALUE <= 1.2000 V
S	0	1	LFPS Period (tPeriod)	41.6479 ns	27.1 %	20.0000 ns <= VALUE <= 100.0000 ns
S	0	1	LFPS Burst Width (tBurst)	1.0500 µs	43.8 %	600.0 ns <= VALUE <= 1.4000 μs
	0	1	LFPS Repeat Time Interval (tRepeat)	10.0418 μs	49.5 %	6.0000 μs <= VALUE <= 14.0000 μs
S	0	1	LFPS Rise Time	256.1 ps	93.6 %	VALUE <= 4.0000 ns
	0	1	LFPS Fall Time	259.2 ps	93.5 %	VALUE <= 4.0000 ns
	0	1	LFPS Duty cycle	51.0477 %	44.8 %	40.0000 % <= VALUE <= 60.0000 %
	0	1	LFPS AC Common Mode Voltage	33.0 mV	67.0 %	VALUE <= 100.0 mV
	0	1	5G TSSC-Freq-Dev-Min	-4.828473 kppm	29.5 %	-5.300000 kppm <= VALUE <= -3.700000 kppm
	0	1	5G TSSC-Freq-Dev-Max	225.193 ppm	12.5 %	TSSCMin ppm <= VALUE <= TSSCMax ppm
	0	1	5G SSC Modulation Rate	31.113316 kHz	37.1 %	30.000000 kHz <= VALUE <= 33.000000 kHz
S	0	1	5G SSC Slew Rate	4.838 ms	51.6 %	VALUE <= 10.000 ms
	0	1	5G SSC df/dt	346.0 ppm/us	72.3 %	VALUE <= 1.2500 kppm/us
1	0	1	5G Short Channel Random Jitter	709 fs	100.0 %	Information Only
	0	1	5G Short Channel Maximum Deterministic Jitter	27.461 ps	68.1 %	VALUE <= 86.000 ps
	0	1	5G Short Channel Total Jitter at BER-12	37.432 ps	71.6 %	VALUE <= 132.000 ps
	0	1	5G Short Channel Template Test	0.000	100.0 %	VALUE = 0.000
	0	1	5G Short Channel Differential Output Voltage	445.9 mV	31.4 %	100.0 mV <= VALUE <= 1.2000 V
1	0	1	5G Random Jitter (CTLE ON)	654 fs	100.0 %	Information Only
	0	1	5G Far End Maximum Deterministic Jitter (CTLE ON)	46.918 ps	45.4 %	VALUE <= 86.000 ps
	0	1	5G Far End Total Jitter at BER-12 (CTLE ON)	56.118 ps	57.5 %	VALUE <= 132.000 ps
	0	1	5G Far End Template Test (CTLE ON)	0.000	100.0 %	VALUE = 0.000
	0	1	5G Far End Differential Output Voltage (CTLE ON)	230.6 mV	11.9 %	100.0 mV <= VALUE <= 1.2000 V

16.USB2.0



USB2.0 DEVICE

Summary of Results

Margin Thr	esholds
Warning	< 2 %
Critical	< 0 %

Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Spec Range
✓	0	1	EL_38 EL_39 Device Suspend Timing Response	3.064 ms	48.8 %	3.000 ms <= VALUE <= 3.125 ms
√	0	1	EL_40 Device Resume Timing Response	Pass	100.0 %	Pass/Fail
√	0	1	EL_27 Device CHIRP Response to Reset from Hi-Speed Operation	3.563 ms	16.0 %	3.100 ms <= VALUE <= 6.000 ms
√	0	1	EL_28 Device CHIRP Response to Reset from Suspend	20.322 µs	0.3 %	2.500 μs <= VALUE <= 6.000000 ms

USB2.0 HOST

Margin Thr	esholds
Warning	< 2 %
Critical	< 0 %

Pass	# Failed	# Trials	Test Name	Actual Value	Margin	Spec Range
✓	0	1	EL_33 CHIRP Timing Response	5.307 µs	5.3 %	1 ns <= VALUE <= 100.000 μs
√	0	1	EL_34 CHIRP K Width	50.064 μs	49.7 %	40.000 μs <= VALUE <= 60.000 μs
√	0	1	EL_34 CHIRP J Width	50.070 μs	49.7 %	40.000 μs <= VALUE <= 60.000 μs
V	0	1	EL_35 SOF Timing Response	304.230 µs	48.9 %	100.000 μs <= VALUE <= 500.000 μs

17.RGMII



				S	pec limit	ted		Measure	,	Test		
Signal Name	Description	Test item	Unit	Min	Tpical	Max				Result	Waveform	Remark
							Min	Mean	Max	Null		
	MDC Cycle Time	tMCC	4	80.00			495.8			Pass	tMCC	参考图一中t3,在PHY端测试
	MDC High Time	tMCH	ns	32.00			247.9			Pass	<u>tMCH</u>	参考图一中t2,在PHY端测试
RGMI_MDC	MDC Low Time	tMCL		32.00			247.9			Pass	<u>tMCL</u>	参考图一中t1,在PHY端测试
	MDC Input High Voltage	Vih_MDC	v	1.20			1.8		1.85	Pass	Vih MDC	
	MDC Input Low Voltage	Vil_MDC	_			0.50	-0.023		-0.004	Pass	Vil MDC	
	MDIO Setup Time	tMSU	1	10.00			254.4			Pass	<u>tMSU</u>	参考图一中t4,高低电平参考图二,在PHY端测证
	MDIO Hold Time	tMHT	ns	10.00			246.3			Pass	<u>tMHT</u>	参考图一中t5,高低电平参考图二,在PHY端测证
RGMI_MDIO	MDIO Clock Rise to MDIO Valid	tMRV				300.00			43	Pass	<u>tMRV</u>	参考图一中t6,高低电平参考图二,在PHY端测证
	MDIO Input High Voltage	Vih_MDIO	v	1.20			1.77		1.88	Pass	Vih MDIO	
	MDIO Input Low Voltage	Vil_MDIO	*			0.50	0.024		0.042	Pass	Vil MDIO	
	CPU MDIO Input Setup Time	CPU_tMSU	ns	-		-	208.4			Null	CPU tMSU	
MDIO_CPU	CPU MDIO Input Hold time	CPU_tMHT	113				278.1			Null	CPU tMHT	
MIDIO_CF0	CPU MDIO Input High Voltage	CPU_Vih_MDIO	V				1.78		1.82	Null	CPU Vih MDIO	
	CPU MDIO Input Low Voltage	CPU_Vil_MDIO	٧				0.063		0.081	Null	CPU Vil MDIO	
	CLK period	tGCC_CLK	ns	7.20		8.80				Null	tGCC CLK	此模式没有RGMI_CLK
	CLK frequency deviation	FD_CLK	ppm	-		-				Pass	FD CLK	
RGMI_CLK	CLK Duty Cycle	tDuty_CLK	%	-		-				Pass	tDuty CLK	
	CLK Rise Time	tR_CLK				-				Pass	tR CLK	20%~80%
	CLK Fall Time	tF_CLK	ns			-				Pass	tF CLK	20%~80%
	TXC clock period	tGCC_TXC	ns	7.2	8.0	8.8	7.94	8	8.07	Pass	tGCC TXC	
DOMIL TVC	TXC Duty Cycle	tDuty_TXC	%	45	50	55	49.5	49.9	50.5	Pass	tDuty TXC	
RGMII_TXC	TXC Rise Time	tR_TXC				0.75			0.65	Pass	tR TXC	20%~80%
	TXC Fall Time	tF_TXC	ns			0.75			0.485	Pass	tF TXC	20%~80%
	RXC clock period	tGCC_RXC	ns	7.2	8.0	8.8	7.7	8	8.2	Pass	tGCC RXC	
DOM! DVC	RXC Duty Cycle	tDuty_RXC	%	45	50	55	47.2	49.3	50.9	Pass	tDuty RXC	
RGMII_RXC	RXC Rise Time	tR_RXC				0.75			1.26	Fail	tR RXC	20%~80%
	RXC Fall Time	tF_RXC	ns			0.75			1.41	Fail	tF RXC	20%~80%
	TXD Input High Voltage	Vih_TXD	.,	1.20			1.7		1.88	Pass	Vih TXD	
	TXD Input Low Voltage	Vil_TXD	V				-0.039		0.043	Pass	Vil TXD	
RGMII_TXD&TXC	TXD to Clock Input Setup	tSETUP		1.2	2.0		1.65	-	-	Pass	tSETUP	高低电平参考图二
	TXD to Clock Input Hold	tHOLD	ns	1.2	2.0		1.7	-	_	Pass	tHOLD	高低电平参考图二
	RXD CPU Iput High Voltage	CPU Vih RXD					1.75	_	1.85	Null	CPU Vih RXD	TO THE PERSON NAMED IN COLUMN 1
	RXD CPU Iput Low Voltage	CPU Vil_RXD	V				-0.092	-	0.082	Null	CPU Vil RXD	
RGMII_RXD&RXC	RXD to Clock Input Setup	CPU tSETUP					1.4	-	-	Null	CPU tSETUP	PHY端延迟开启
	RXD to Clock Input Hold	CPU tHOLD	ns				1.62			Null	CPU tHOLD	The state of the s

NOTE: tR_RXC/tF_RXC为RGMII PHY(RTL8211)过来的信号,与RK3588无关,可不关注。

18.SDMMC



SD Spec SI Test Reports

	SD Signal Integrity and Timing Analysis												
4 Data Lane Speed Mode	Drive strength (mA)	(V)	NOTE: The test points need to be at the far end of the signal output.										
SDR104		1.7-1.95											
Signal Name	Trace length	Description	Test item	Unit		<u>pec limit</u>			Measure		Test Result	Waveform	Remark
- · 3 · · · · · · · · · · · · · · · · · · ·	mils				Min	Tpical		MIN	Mean	MAX	Pass		
		Frequence	fPP	MHz	0		208	-	148.5	-	Do not care	<u>SD-fPP</u>	
		Clock Cycle	tCLK	ns	4.8		•	6.64	6.83	•	Pass	SD-tCLK	
SD_CLK		Clock Duty	tDUTY	%	30		70	47.8	-	50.5	Pass	SD-tDUTY	
		Time of Low Level to High Level	tCR	ns	-		1.366	1	-	0.553	Pass	SD-tCR	
		Time of High Level to Low Level	tCF		-		1.366	ı	ı	0.538	Pass	SD-tCF	
		Setup Time of Input	tISU		1.4			2.93	-	-	Pass	SD-CMD-tISU	
SD_CMD		Hold Time of Input	tIH		0.8		-	3.05	-	-	Pass	SD-CMD-tIH	
2D_CINID		Card Output Phase	tOP	ns	0		13.66	1	-	4.05	Pass	SD-CMD-tOP	
		Output valid data window	tODW	1 1	4.098		-	6.08	1	1	Pass	SD-CMD-tODW	
		Setup Time of Input	tISU		1.4			2.65	-	-	Pass	SD-Data-tISV	
CD Data		Hold Time of Input	tIH		0.8		-	3.08	-	-	Pass	SD-Data-tIH	
SD_Data		Card Output Phase	tOP	ns	0		13.66	1	1	4.16	Pass	SD-Data-tOP	
		Output valid data window	tODW		4.098		_	5.97	_	_	Pass	SD-Data-tODW	

	Push-pull mode bus signal level For 1.7V-1.95V VDDIO range												
	1.7-1.95	Mea	sure	Test Result	Waveform	Remark							
Parameter	Symbol	Min	Max	Unit	Conditions	MIN	MAX	Null	wavelonii	Remark			
IO Power Supply Voltage	VDD	1.7	1.95	V				Null	-				
CPU Input High Voltage of CMD	CPU-VIH-CMD	指标根据	CPU規格书填写	V		1.856	1.993	Null	CPU-VIH-CMD				
CPU lutput Low Voltage of CMD	CPU-VIL-CMD	指标根据	CPU規格书填写	V		-0.047	0.05	Null	CPU-VIL-CMD				
CPU lutput High Voltage of Data	CPU-VIH-Data	指标根据	CPU規格书填写	V		1.89	1.95	Null	CPU-VIH-Data				
CPU lutput Low Voltage of Data	CPU-VIL-Data	指标根据	CPU規格书填写	V		-0.277	0.03	Null	CPU-VIL-Data				
Device InputHigh Voltage of CLK	VIH-CLK	1.27	2	V		1.75	1.79	Pass	SD VIH CLK				
Device InputLow Voltage of CLK	VIL-CLK	-0.3	0.58	V		-0.077	-0.019	Pass	SD VIL CLK				
Device InputHigh Voltage of CMD	VIH-CMD	1.27	2	V		1.7	1.8	Pass	<u>SD VIH CMO</u>				
Device InputLow Voltage of CMD	VIL-CMD	-0.3	0.58	V		-0.057	0.023	Pass	SD VIL CMD				
Device InputHigh Voltage of Data	VIH-Data	1.27	2	V		1.77	1.82	Pass	SD VIH DATA				
Device InputLow Voltage of Data	VIL-Data	-0.3	0.58	V		-0.012	0.043	Pass	SD VIL DATA				
		•	-	V				Do not care	_				



	SPDIF Test Report												
	SPDIF Signal Integrity and Timing Analysis												
Drive strength (ohm)													
40	1.8				•								
Signal Name	Description	Test Unit		25M Spec limit		nited	d Measure		Test Result	Waveform	Remark		
Signal Ivallie	Description	item	5	Min	Typical	Max	Min	Max	Pass	vvaveloriii	Kemark		
	Frequence	Freq	MHz				3.058	3.072	Pass	SPDIF-Freq			
	Rise Time	tRISE	ns	0.1		25	1.550	2.200	Pass	SPDIF-tRISE			
SPDIF_TX	Fall Time	tFALL	ns	0.1		25	0.900	2.260	Pass	SPDIF-tFALL			
	Jitter	Tjitter	ns	-		15	-	0.510	Pass	SPDIF-Jitter			
	Signal Voltage	VIH	V				1.810	1.880	Pass	SPDIF-VIH			



Uart2 M0 3.3V SI Test Report

Normal model

Baud rate	Power supply (V)
3000000	3.3

NOTE: The test points need to be at the far end of the signal output.

	Normal model													
Cianal Nama	Description	Test item	Unit	S	oec limit	ed	Mea	sure	Test	Wavefo	Domark			
Signal Name		rest item	Ollit	Min	Tpical	Max	Min	Max	Result	rm	Remark			
TX	Baud rate	TX-BR	Mb/s	2.82		3.18	2.998	3.001	Pass	TX-BR				
	Pulse duration	TX-Tw	ns	331.3333		335.33333	333.15	333.60	Pass	<u>TX-Tw</u>				
	Input HIGH voltage	VIH	V	2		3.6	3.21	3.22	Pass	TX-VIH				
	Input LOW voltage	VIL	V	-0.3		0.8	0.040	0.060	Pass	<u>TX-VIL</u>				
	Baud rate	RX-BR	Mb/s	2.82		3.18	2.992	3.01	Pass	RX-BR				
RX	Pulse duration	RX-Tw	ns	320		350	326.45	328.60	Pass	RX=Tw	板载FT232R测试			
RA.	Input HIGH voltage	VIH	V	2		3.6	3.22	3.24	Pass	RX-VIH	7			
	Input LOW voltage	VIL	V	-0.3		0.8	0.040	0.060	Pass	<u>RX-VIL</u>				

第 47 页



I²S0 SI Test Report

Channels (Ch)	Sampling Digit (bits)	Sample Rate (kHz)	Power supply (V) NOTE: 1.The test points need to be at the far end of the sign							f the signal ou	tput.				
8	16	48		1.8											
Signal Name	Test item	Description	Unit	Unit Spe		ed Max	Measure Min Mean Max			Test Result Pass	Waveform	Remark			
Hamo	fMCLK	Frequency	MHz	6.144	Typical 12.288	24.576	12.28	12.29	12.3	Pass	fMCLK				
	dMCLK	MCLK Duty Cycle	%	45.00		55.00	49.91	49.976	50.03	Pass	dMCLK				
MCLK	VIH-MCLK	High-level Input Voltage		1.26		2.10	1.732	1.738	1.75	Pass	VIH-MCLK				
	VIL-MCLK	Low-level Input Voltage	V	-0.30		0.54	0.051	0.059	0.08	Pass	VIL-MCLK				
	fLRCLK	Frequency	kHz	46.56	48	49.44	47.998	47.999	48.001	Pass	fLRCLK				
	tLRCLKH	High Time(us)		9.79		11.04	10.416	10.417	10.417	Pass	tLRCLKH				
LRCLK	tLRCLKL	Low Time(us)	us	9.79		11.04	10.417	10.417	10.418	Pass	tLRCLKL				
	VIH-LRCLK	High-level Input Voltage		1.26		2.10	1.783	1.793	1.793	Pass	VIH-LRCLK				
	VIL-LRCLK	Low-level Input Voltage	V	-0.30		0.54	0.012	0.012	0.012	Pass	VIL-LRCLK				
	fBCLK	Frequency	MHz	2.92	3.072	3.23	3.0698	3.072	3.0736	Pass	<u>fBCLK</u>				
	dBCLK	BCLK Duty Cycle	%	45.00		55.00	49.98	49.994	50.02	Pass	<u>dBCLK</u>				
00114	t _{hsclk}	sclk pulse width high		113.93		211.59	162.65	162.75	162.85	Pass	thsclk				
SCLK	t _{lsclk}	sclk pulse width low	ns	113.93		211.59	162.70	162.78	162.90	Pass	tlsclk				
	VIH-BCLK	High-level Input Voltage	v	1.26		2.10	1.741	1.7528	1.759	Pass	VIH-BCLK				
	VIL-BCLK	Low-level Input Voltage	V	-0.30		0.54	0.033	0.042	0.042	Pass	VIL-BCLK				
SDO	VIH-SDO	High-level Input Voltage	v	1.26		2.10	1.809	1.818	1.818	Pass	VIH-SDO				
500	VIL-SDO	Low-level Input Voltage	v	-0.30		0.54	-0.009	0.000	0.000	Pass	VIL-SDO				
SDI	VOH-SDI	CPU High-level Input Voltage	v	1.26		2.10	1.760	1.769	1.769	Pass	VOH-SDI				
501	VOL-SDI	CPU Low-level Input Voltage	V	-0.30		0.54	-0.002	0.002	0.007	Pass	VOL-SDI				
	t _{od_sclk2lrck}	i2s _x _lrdk_rx/i2s _x _lrdk_tx delay time from i2sx_sdk falling edge	ns	-162.76		97.66	1.5		1.92	Pass	tod solk2lrok	指标根据			
Timing	t _{susdi}	i2s _x _sdi setup time to i2s _x _sdk rising edge	ns	65.10		•	94			Pass	<u>tsusdi</u>	CPU规格书			
Tilling	t _{hsdi}	i2s _x _sdi hold time from i2s _x _sdk rising edge	ns	81.38		•	187.5			Pass	<u>thsdi</u>	填写			
	t _{od_sclk2sdo}	i2s _x _sdo propagation delay from i2s _x _sdk falling edge	ns	-81.38		97.66	1.93		3.95	Pass	tod salk2sdo				



Ī		Tj-MCLK	MCLK Total Jitter	ns	-	3.00		0.17	Pass	Tj-MCLK	
	Jitter	Tj-BCLK	MCLK Total Jitter	ns	-	3.00		0. 41	Pass	Tj-BCLK	



PDM 1.8V

PDM_1.8V SI Test Report PDM Signal Integrity and Timing Analysis Power supply (V) NOTE: The test points need to be at the far end of the signal output. 1.7-1.95 Limited Measure **Test Result Signal Name** Description Waveform Test item Unit Min Mean Max Min Max **Pass** Frequency of PDM_CLK fCLK MHz 1.024 6.144 3.0703 3.072 3.0731 Pass fCLK Duty cycle of PDM CLK 50.00 Tduty % 55 49.978 **Pass** Tduty CLK CLK Rise Time tR CLK 2.50 Pass tR CLK ns CLK Fall Time tF CLK 2.55 Pass tF CLK Input SDI hold time to PDM CLK rising edge thdp 0 39.6 Pass thdp ns Input SDI setup time to PDM CLK rising edge tsup 16.1 Pass SDI Input SDI hold time to PDM_CLK falling edge 38.8 thdn 0 **Pass** thdn ns Input SDI setup time to PDM CLK falling edge 16.1 94.4 tsun CLK low level input voltage VIL CLK 0.01 **Pass** VIH CLK CLK high level input voltage 1.26 1.76 1.77 Pass VIH CLK Voltage SDI low level input voltage at rising edge VIL_SDI 0.54 0.03 0.04 Pass VIL SDI

VIH SDI

SDI high level input voltage at rising edge

PDM 3.3V

PDM1_3.3V SI Test Report

1.26

1.67

Pass

VIH SDI

PDM Signal Integrity and Timing Analysis													
Power supply (V) 2.7-3.6	NOTE: The test points need to be at the far end of the signal output.												
Cianal Name	Description	Test item	Unit	Lim	ited	ı	Measur	е	Test Result	Waveform			
Signal Name	Description	restitem	Offic	Min	Max	Min	Mean	Max	Pass	wavelollii			
	Frequency of PDM_CLK	fCLK	MHz	1.024	6.144	3.0703	3.072	3.0736	Pass	<u>fCLK</u>			
CLK	Duty cycle of PDM_CLK	Tduty	%	45	55	49.95	49.982	50.02	Pass	<u>Tduty</u>			
CLK	CLK Rise Time	tR_CLK			20	-	-	2.55	Pass	tR CLK			
	CLK Fall Time	tF CLK	ns		20	-	-	2.45	Pass	tF CLK			
	Input SDI hold time to PDM_CLK rising edge	thdp	no	0		18.66	-	-	Pass	<u>thdp</u>			
SDI	Input SDI setup time to PDM CLK rising edge	tsup	ns	16.1		131.6	-	-	Pass	<u>tsup</u>			
301	Input SDI hold time to PDM_CLK falling edge	thdn	no	0		18.4	-	-	Pass	<u>thdn</u>			
	Input SDI setup time to PDM_CLK falling edge	tsun	ns	16.1		130.6	-	-	Pass	<u>tsun</u>			
	CLK low level input voltage	VIL_CLK			0.8	0	-	0.02	Pass	VIL CLK			
Voltage	CLK high level input voltage	VIH CLK	V	2		3.22	-	3.24	Pass	VIH CLK			
Voltage	SDI low level input voltage at rising edge	VIL_SDI]		0.8	0.02	-	0.04	Pass	<u>VIL SDI</u>			
	SDI high level input voltage at rising edge	VIH SDI]	2		3.12	-	3.14	Pass	VIH SDI			

Signal level

HIGH level input voltage of SCL

LOW level input voltage of SDA

HIGH level input voltageof SDA



Operation Mode	Pullup (KΩ)	Power supply (V)	The test points need to be at the far end of the signal output. 1.8 Each test item relatived to time must be measured at least three times.											
Standard Mode	2.2	1.8												
Signal Name	Description	Toot item	Unit	S	Spec limited		d Measure		e e	Test Result	Waveform	Remark		
Signal Name	Description	Test item	Unit	Min	Tpical	Max	Min	Mean	Max	Pass	waveform	Remark		
	Frequency	fCLK	KHz	0		100	98.8	98.8	98.8	Pass	<u>fCLK</u>			
	Rise Time of SCL	tR_SCL	ns			1000	-		97	Pass	tR SCL	This is dictated by external components		
I2C_SCL	Fall Time of SCL	tF_SCL	115			300	-		4.75	Pass	<u>tF SCL</u>			
	High Time	tHIGH	us	4		-	4.96		-	Pass	<u>tHIGH</u>			
	Low Time	tLOW	us	4.7		-	5.05		-	Pass	tLOW			
I2C_SDA	Rise Time of SDA	tR_SDA				1000	-		107	Pass	<u>tr SDA</u>			
120_3DA	Fall Time of SDA	tF SDA	uz			300	-		4.95	Pass	tF SDA			
	data valid time	tVD_DAT		-		3.45	-		2.075	Pass	tVD DAT			
	data valid acknowledge time	tVD_ACK		-		3.45	-		0.176	Pass	<u>tVD_ACK</u>			
	Bus Free Time between STOP and START	tBUF		4.7		-	36.3		-	Pass	<u>tBUF</u>			
I2C_SCL&I2C_SDA	START Hold Time	tHD_STA	us	4		-	15		-	Pass	<u>tHD_STA</u>			
IZC_SCLAIZC_SDA	START Setup Time	tSU_STA		4.7		-	9.88		-	Pass	<u>tSU_STA</u>			
	STOP Setup Time	tSU_STO]	4		-	4.97		-	Pass	tSV STO			
	SDA Hold Time	tHD_DAT		0		3.45	1.87		1.955	Pass	tHD DAT	Slave and Master Default		
	SDA Setup Time	tSU_DAT	ns	250		-	2970		-	Pass	tSU DAT			
	LOW level input voltage of SCL	VIL SCL		-0.5		0.54	0.04		0.049	Pass	VIL-SCL			

1.26

-0.5

VIH_SCL

VIL_SDA

VIH SDA

2.3

2.3

0.54 0.05

1.76

1.77

1.774

0.058

1.783

Pass

Pass

Pass

VIH-SCL

VIL-SDA

VIH-SDA