



RK3588_E (OSC/PLL/PMUIO1/2)

Note:
The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.
 $CL = (CL1 * CL2 / (CL1 + CL2)) + PCB\ strays$
Total CL<12pF



RK3588_F (PMUIO2)



U1000A



VDDQ_DDR_S0




VDD:0.75-0.85V, Power for digital core.
VDD_MIF:0.75-0.85V, Power for DDR memory interface.

VDDQ_LP4/4X_CKE/LP5_CS:
power for LP4_CKE/LP5_CS and RESET,
lpddr4X=1.1V/lpddr5=1.05V

VDDQ_CK: power for CK.
LPDDR4/4X=0.6V/LPDDR5=0.5V

VDDQ:Power for DDR IO(except for ck,
cke and reset);
LPDDR4/4X=0.6V/LPDDR5=0.5V



Note:

Caps should be placed under
the U1000 package


Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project:	RK3588_EVB3_LPDDR5
File:	12.RK3588 DDR Controller

Date:	Tuesday, September 28, 2021			Rev:	V1.0
Designed by:	Rzf	Reviewed by:		Sheet:	12 of 99

RK3588_C (EMMCIO Domain)




RK3588_D (VCCIO2 Domain)



Rockchip Confidential

Rockchip Electronics Co., Ltd			
Project:	RK3588_EVB3_LPDDR5		
File:	13.RK3588_Flash/SD Controller		
Date:	Tuesday, March 15, 2022	Rev:	V1.0
Designed by:	Rzf	Reviewed by:	Sheet: 13 of 99


RK3588_M(TYPEC/DP)



USB30/DP1.4 Alt Mode Configuration


Option1	DP x4Lane	DP_TX_Lane0~3
Option2	USB30 x4Lane	USB30_Lane0~3
Option3	USB30X2Lane+DPX2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

RK3588_L(USB2.0 HOST/OTG)




Note:
The USB20 VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 30K ohm resistor.The VBUSDETpin voltage range <=3.3V.

RK3588_Q/R (MIPI_D/C_PHY0/1)




RK3588_P (MIPI_CSI_RX_PHY)




Rockchip Confidential

Rockchip Electronics Co., Ltd			
Project:	RK3588_EVB3_LPDDR5		
File:	16.RK3588_MIPI Interface		
Date:	Thursday, March 17, 2022	Rev:	V1.0
Designed by:	Rfd	Reviewed by:	Sheet 16 of 99



RK3588 T (HDMI20 RX)



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project: RK3588_EVB3_LPDDR5

File: 17.RK3588_HDMI Interface

Date: Tuesday, March 15, 2022 **Rev:** V1.0


Designed by: Rzf **Reviewed by:** **Sheet:** 17 of 90

RK3588_N (PCIE20)



Note:
Merge the two mipi csi's power need 1X105+1X104 cap.


RK3588_O (PCIE30)



Note:
The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

Note:
Merge the two mipi csi's power need 1X105+1X104 cap.

RK3588 K (VCCIO6 Domain)



VCCIO4 Domain
Operating Voltage=1.8V/3.3V

Signal	Pin	Function	Pin	Function	Pin	Function
SATA0_ACT_LED_M0	/	/	/	/	/	/
SATA0_ACT_LED_M1	/	/	/	/	/	/
SATA0_ACT_LED_M2	/	/	/	/	/	/
SATA0_ACT_LED_M3	/	/	/	/	/	/
SATA0_ACT_LED_M4	/	/	/	/	/	/
SATA0_ACT_LED_M5	/	/	/	/	/	/
SATA0_ACT_LED_M6	/	/	/	/	/	/
SATA0_ACT_LED_M7	/	/	/	/	/	/
SATA0_ACT_LED_M8	/	/	/	/	/	/
SATA0_ACT_LED_M9	/	/	/	/	/	/
SATA0_ACT_LED_M10	/	/	/	/	/	/
SATA0_ACT_LED_M11	/	/	/	/	/	/
SATA0_ACT_LED_M12	/	/	/	/	/	/
SATA0_ACT_LED_M13	/	/	/	/	/	/
SATA0_ACT_LED_M14	/	/	/	/	/	/
SATA0_ACT_LED_M15	/	/	/	/	/	/
SATA0_ACT_LED_M16	/	/	/	/	/	/
SATA0_ACT_LED_M17	/	/	/	/	/	/
SATA0_ACT_LED_M18	/	/	/	/	/	/
SATA0_ACT_LED_M19	/	/	/	/	/	/
SATA0_ACT_LED_M20	/	/	/	/	/	/
SATA0_ACT_LED_M21	/	/	/	/	/	/
SATA0_ACT_LED_M22	/	/	/	/	/	/
SATA0_ACT_LED_M23	/	/	/	/	/	/
SATA0_ACT_LED_M24	/	/	/	/	/	/
SATA0_ACT_LED_M25	/	/	/	/	/	/
SATA0_ACT_LED_M26	/	/	/	/	/	/
SATA0_ACT_LED_M27	/	/	/	/	/	/
SATA0_ACT_LED_M28	/	/	/	/	/	/
SATA0_ACT_LED_M29	/	/	/	/	/	/
SATA0_ACT_LED_M30	/	/	/	/	/	/
SATA0_ACT_LED_M31	/	/	/	/	/	/
SATA0_ACT_LED_M32	/	/	/	/	/	/
SATA0_ACT_LED_M33	/	/	/	/	/	/
SATA0_ACT_LED_M34	/	/	/	/	/	/
SATA0_ACT_LED_M35	/	/	/	/	/	/
SATA0_ACT_LED_M36	/	/	/	/	/	/
SATA0_ACT_LED_M37	/	/	/	/	/	/
SATA0_ACT_LED_M38	/	/	/	/	/	/
SATA0_ACT_LED_M39	/	/	/	/	/	/
SATA0_ACT_LED_M40	/	/	/	/	/	/
SATA0_ACT_LED_M41	/	/	/	/	/	/
SATA0_ACT_LED_M42	/	/	/	/	/	/
SATA0_ACT_LED_M43	/	/	/	/	/	/
SATA0_ACT_LED_M44	/	/	/	/	/	/
SATA0_ACT_LED_M45	/	/	/	/	/	/
SATA0_ACT_LED_M46	/	/	/	/	/	/
SATA0_ACT_LED_M47	/	/	/	/	/	/
SATA0_ACT_LED_M48	/	/	/	/	/	/
SATA0_ACT_LED_M49	/	/	/	/	/	/
SATA0_ACT_LED_M50	/	/	/	/	/	/
SATA0_ACT_LED_M51	/	/	/	/	/	/
SATA0_ACT_LED_M52	/	/	/	/	/	/
SATA0_ACT_LED_M53	/	/	/	/	/	/
SATA0_ACT_LED_M54	/	/	/	/	/	/
SATA0_ACT_LED_M55	/	/	/	/	/	/
SATA0_ACT_LED_M56	/	/	/	/	/	/
SATA0_ACT_LED_M57	/	/	/	/	/	/
SATA0_ACT_LED_M58	/	/	/	/	/	/
SATA0_ACT_LED_M59	/	/	/	/	/	/
SATA0_ACT_LED_M60	/	/	/	/	/	/
SATA0_ACT_LED_M61	/	/	/	/	/	/
SATA0_ACT_LED_M62	/	/	/	/	/	/
SATA0_ACT_LED_M63	/	/	/	/	/	/
SATA0_ACT_LED_M64	/	/	/	/	/	/
SATA0_ACT_LED_M65	/	/	/	/	/	/
SATA0_ACT_LED_M66	/	/	/	/	/	/
SATA0_ACT_LED_M67	/	/	/	/	/	/
SATA0_ACT_LED_M68	/	/	/	/	/	/
SATA0_ACT_LED_M69	/	/	/	/	/	/
SATA0_ACT_LED_M70	/	/	/	/	/	/

Rockchip Confidential

