Reference Schematics For RK3588S

RK3588S_Tablet_REF_SCH

Main Functions Introduction

1) Charger: 1Cell Battery_QC or 2Cell Battery_QC

2) PMIC: 1 x RK806-1+DiscretePower

3) RAM: 2 x 32bits LPDDR4/4x or 2 x 32bits LPDDR5

4) ROM: eMMC5.1(Default) or SPI Falsh

5) Support: 1 x Micro SD Card3.0

6) Support: 1 x Type-C 3.0(with DP function) +1 x USB2.0 HOST + 1 x USB3.0 HOST

7) Support: 2 x 4Lanes MIPI D/CPHY RX Camera

8) Support: 2 x 2Lanes MIPI DPHY RX Camera

9) Support: 1 x HDMI2.1 TX or 1 x eDP1.3 TX

10) Support: 2 x 4Lanes MIPI D/CPHY TX

11) Support: a/b/g/n/ac/ax 2T2R WIFI(PCIE) + BT5.0

Or: a/b/g/n/ac 2T2R WIFI(SDIO) + BT5.0

12) Support: 1 x Headphone + 2 x Speaker out + 1 x Analog MIC

13) Support: 2 x PDM MIC Array

14) Support: Gyroscope+G-sensor+Ambient Light+Proximity +Hall Sensor

Rac	kch	Po	ckchip Elec	ctronic	s Co., Ltd
Project:	RK35885	S_Tablet_F	REF		
File:	00.Cove	r Page			
Date:	Monday, Fe	bruary 21, 2022		Rev:	V10
Designed by:	Joseph	Reviewed by:	<checker></checker>	Sheet:	1 of 53

Table of Content

rable of	Content
Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram_PoweTree-1cell
Page 5	04.Block Diagram_PoweTree-2cell
Page 6	05.System Power Sequence
Page 7	06.Lower-Speed Bus Map
Page 8	07.USB Controller Configure Tab
Page 9	08.PCIE Fun Map
Page 10	10.RK3588S_Power/GND
Page 11	11.RK3588S_OSC/PLL/PMUIO
Page 12	12.RK3588S DDR Controler
Page 13	13.RK3588S Flash/SD Controller
Page 14	14.RK3588S_USB20/USB30/DP PHY
Page 15	14.RK3588S_USB20/USB30/DP PHY 15.RK3588S_SARADC/1.8V GPIO
Page 16	16.RK3588S_MIPI Interface
Page 17	17.RK3588S_HDMI/eDP Interface
Page 18	18.RK3588S PCIE2/SATA3/USB3 PHY
Page 19	19.RK3588S GPIO
Page 20	20.Power_1Cell_QC(opt1)
Page 21	21.Power_2Cell_QC(opt2)
Page 22	22.Power-PMIC_RK806-1
Page 23	23.Power_Ext Discrete
Page 24	24.RTC
Page 25	25.USB20/USB30 HOST Port
Page 26	38.DRAM-LPDDR4/4X_200P_2X32bit
Page 27	39.DRAM-LPDDR5X_315P_2X32bit
Page 28	40.Flash Power
Page 29	41.eMMC Flash
Page 30	42.Flash-Micro-SD Card
Page 31	43.Flash-SPI FLASH(opt)
Page 32	44.VI-CAM1 MIPI_D/CPHY0-RX
Page 33	45.VI-CAM1 MIPI_D/CPHY0-RX(opt)
Page 34	46.VI-CAM2 MIPI_DPHY0-RX
Page 35	47.VI-CAM3 MIPI_D/CPHY1-RX
Page 36	48.VI-CAM3 MIPI_D/CPHY1-RX(opt)
Page 37	49. VI-CAM4 SL Module
Page 38	50.VO-HDMI2.1 TX
Page 39	51.VO-LCM_eDP1.3 TX
Page 40	52.VO-LCM_MIPI_D/CPHY0_TX
Page 41	53.VO-LCM_MIPI_D/CPHY0_TX(opt)
Page 42	54.VO-LCM_Dual MIPI_D/CPHY TX
Page 43	59.TP Connector_COF(I2C)
Page 44	62.WIFI/BT-SDIO_2T2R(opt1)
Page 45	63.WIFI/BT-PCIe_2T2R(opt2)
Page 46	70.Audio Codec
Page 47	71.Audio Codec(opt)
Page 48	72.Audio-Loopback
Page 49	77.Audio-DMIC Array
Page 50	90.Sensor
Page 51	92.KEY Array
Page 52	93.UART Debug
Page 53	99.Mark/Heatsink
	,

Note

The power suffix S0 or S3 means:

S3: Keep power On during sleeping

S0:Power off during sleeping

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

Description

Note

Option

Notes

- Component parameter description
 1. DNP stands for component not mounted temporarily
 2. If Value or option is DNP, which means the area is reserved without being mounted

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

Rockchip	Rockchip Electronics Co., Ltd


roject:	RK3588S	_Tablet_R	EF			
ile:	01.Index	and Notes				
te:	Monday, Feb	ruary 21, 2022		Rev:	V10	

Revision History


Version	Date	Ву	Change Dsecription	Approved
V1.0	2022-01-05	Joseph.Wei	1:Revision preliminary version	
V1.1	2022-02-18	Joseph.Wei	1.C1604,C1612的电容改成1uF/4V。 2.为了减少待机功耗,将PMUIO2电源域改成1.8V,此IO域对应外设IO电压相应修改 3.把L2203,L2205,L2207,L2300,L2301,L2302电感由0.22uH(TDK) 改为0.24uH(Sunlord); L2201的电感由0.22uH(TDK)改为0.22uH (Sunlord),封装IND_404020。 4.HDMI eARC功能不支持,相关eARC网络改成HDMI0_TX_SBDP/N	

Rac	kch	Ro	ckchip Ele	ctronic	s Co., Ltd
Project:	RK3588	S_Tablet_I	REF		
File:	02.Revi	sion Histor	у		
Date: Wednesday, February			022	Rev:	V10
Designed by:	locanh	Deviewed by:	<checkers< td=""><td>Sheet:</td><td>3 of 53</td></checkers<>	Sheet:	3 of 53

RK3588S Tablet Ref Block Diagram for 1-Cell Charger




Power tree for 1-Cell Charger






RK3588S Tablet Ref Block Diagram for 2-Cell Charger



Power tree for 2-Cell Charger





Power Sequence


	. 0	. 1	, 2	. 3	4	. 5	. 6	. 7	8	9	19
VBUS_TYPEC	_				4						
VCC_SYSIN	- 4	_									-
VCC_1V1_NLDO_S3 VCC_2V0_PLDO_S3		4	_								
VDD_LOG_S0				$\overline{}$							
VDD_0V75_S3 VDD 0V75 S0											
VDDA_0V75_S0				_							
VDDA_0V85_S0				$\sqrt{}$							
VDD_DDR_S0 VDDA_DDR_PLL_S0											
VDD_CPU_LIT_S0					_						
VCC_1V8_S3 VCC_1V8_S0											
VCCA 1V8 SO											<u> </u>
VCCA1V8_PLDO6_S.	<u>.</u>				_/	_					
VDD2 DDR S3											
AVDD_1V2_S0						_/	<u> </u>				
VDD2L_0V9_DDR_S.	3						$\int_{-\infty}^{\infty}$				
VDD_GPU_S0							\int				
VDD_VDENC_S0							/				-
VCCA_3V3_S0 VCC_3V3_S3											
VCCIO_SD_S0											
VDDQ_DDR_S0											
VCC_3V3_SD_S0									$\overline{}$		
VDD_CPU_BIGO_SO									$\overline{}$		
VDD_CPU_BIG1_S0											
VDD_NPU_S0											
VCC_1V2_CAM											
VCC_1V8_CAM_S0											
VCC_2V8_CAM_S0											
RESET								•••••			

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Curren
VCC SYSIN	RK806-1 BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1 BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1 BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_PLD01	0.5A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO_S3	RK806-1_PLDO2	0.3A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLD05	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
	RK806-1_NLD01	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
VCC 1V1_NLDO_S3	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_TVT_NLDO_33	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_CPU_BIGO_SO	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC SYSIN	EXT_BUCK or LDO	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC SYSIN	LDO	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD


IO Power Domain Map


IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N36 N37	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin V37 Y37 Pin V35 V36	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_53 VCC_1V8_53	1.8V 1.8V
EMMCIO	Pin AC35 Pin AC36	1.8V Only	EMMCIO_1V8	VCC_1V8_50	1.8V
VCCI01	Pin H31	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AK11 Pin AK10	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC IO SD	1.8V 1.8V/3.3V
VCCIO4	Pin G27 G28 Pin G31	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC_3V3_S0	1.8V 1.8V
VCCI05	Pin AF35 AF36 Pin AC33 AC34	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_1V8_S0	1.8V 1.8V
VCCI06	Pin AJ34 Pin AL33 AM33	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	1.8V 3.3V


Rac	kch	Ro	ckchip Elec	tronics	Co., Ltd
Project:	RK3588S	_Tablet_R	EF		
File:	05.Syste	m Power S	equence		
Date:				Rev:	V10
Designed by:	e: 05.System Pov :: Monday, February 21		<checker></checker>	Sheet:	6 of 53





Controller	Pin Name	Type-C	DPx4Lane+USB20 OTG		USB30 OTG+DPx2Lane Function		USB20 OTG+DPx2Lane Function		USB20 OTG+DPx4Lane Function	
Name		Function	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2
	TYPECO_SBU1/DPO_AUXP TYPECO_SBU2/DPO_AUXN	TYPECO_SBU1 TYPECO_SBU2	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN	DPO_AUXP DPO_AUXN
IISB30 OTG0	TYPECO_SSRX1P/DPO_TX0P TYPECO_SSRX1N/DPO_TX0N	TYPECO_SSRXIP TYPECO_SSRXIN	DPO_TXOP DPO_TXON	DPO_TX2P DPO_TX2N	TYPECO_SSRX1P TYPECO_SSRX1N	DPO_TXOP DPO_TXON	DPO_TXOP DPO_TXON		DPO_TXOP DPO_TXON	DPO_TX2P DPO_TX2N
Device or Host	TYPECO_SSTXIP/DPO_TXIP TYPECO_SSTXIN/DPO_TXIN	TYPECO_SSTXIP TYPECO_SSTXIN	DPO_TXIP DPO_TXIN	DPO_TX3P DPO_TX3N	TYPECO_SSTXIP TYPECO_SSTXIN	DPO_TXIP DPO_TXIN	DPO_TXIP DPO_TXIN		DPO_TXIP DPO_TXIN	DPO_TX3P DPO_TX3N
	TYPECO_SSRX2P/DPO_TX2P TYPECO_SSRX2N/DPO_TX2N	TYPECO_SSRX2P TYPECO_SSRX2N	DPO_TX2P DPO_TX2N	DPO_TXOP DPO_TXON	DPO_TX2P DPO_TX2N	TYPECO_SSRX2P TYPECO_SSRX2N	_	DP0_TX2P DP0_TX2N	DP0_TX2P DP0_TX2N	DPO_TXOP DPO_TXON
	TYPECO_SSTX2P/DPO_TX3P TYPECO_SSTX2N/DPO_TX3N	TYPECO_SSTX2P TYPECO_SSTX2N	DPO_TX3P DPO_TX3N	DPO_TXIP DPO_TXIN	DPO_TX3P DPO_TX3N	TYPECO SSTX2P TYPECO SSTX2N		DP0_TX3P DP0_TX3N	DPO_TX3P DPO_TX3N	DPO_TXIP DPO_TXIN
USB20 OTG0 Device or Host	TYPECO_USB2O_OTG_DP TYPECO_USB2O_OTG_DM	TYPECO USB20 OTG DP TYPECO USB20 OTG DM	TYPECO USB TYPECO USB	20 OTG DP 20 OTG DM	TYPECO USB20 OTG DP TYPECO USB20 OTG DM	TYPECO USB20 OTG DP TYPECO USB20 OTG DM	TYPECO USB20 OTG I			
			OPTION1 USB30 HOST		OPTION2 USB30 HOST					
USB30 OTG2	PCIE20 2 TXP/SATA30 2 TXP/USB30 2 SSTXP PCIE20 2 TXN/SATA30 2		USB30_ HeB30	2_SSTXP 2_SSTXN	USB30_2_SSTXP USB30_2_SSTXN					
Device of Host	TXN/USB30_2_SSTXN PCIE20 2 RXP/SATA30 2						!			
	PCIE20 2 RXP/SATA30 2 RXP/USB30 2 SSRXP PCIE20 2 RXN/SATA30 2 RXN/USB30 2 SSRXN		USB 30_ USB 30_	2 SSRXP 2 SSRXN	USB30 2 SSRXP USB30 2 SSRXN					
USB20 HOSTO	USB20_BOST0_DP USB20_BOST0_DM		USB20 USB20	HOSTO DP HOSTO DM			Note:			
USB20 HOST1	USB20_BOST1_DP USB20_BOST1_DM				USB20_HOST1_DP USB20_HOST1_DM		DP Lane swap o	nable TxData mapping to L TxData mapping to L	ane0/1/2/3 TXDP/N	












Rockchip Confidential
Rockchip Rockchip Electronics Co., Ltd
Project: RKSISSER, Tables, REF
Filix: 97.USS Controller Configure Tab



PCIe Controller Configure Table

Controller	Data & Clk	Control CDTO	
Name	CLK LANE	DATA LANE	Control GPIO
PCIE20X1_1	PCIE20 2 REFCLKP	PCIE20_2_TX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
RC	PCIE20 2 REFCLKN	PCIE20_2_RX	
PCIE20X1_2	PCIE20 0 REFCLKP	PCIE20 0 TX	PCIE20X1 2 CLKREQ M* PCIE20X1 2 WAKEN M* PCIE20X1 2 PERSTN M* PCIE20X1 2 BUTTON RSTN
RC	PCIE20_0_REFCLKN	PCIE20_0_RX	

PCIe2.0 REFCLK

RK3588S 100MHz PCIe Con


Note:

PCIE20_*_REFCLKP/N is output or input gpio M*=Mean to M0 or M1 or M2, It's the same source, Just multiplex to M0 or M1 or M2,Only use one at the same time.


Rad	kchip	Rockchip Electronics Co., Ltd
Project-	PK3588S Table	of RFF


Project:	RK3588S_Tablet_REF					
File:	08.PCIE	Fun Map				
Date:	Monday, Fe	bruary 21, 2022		Rev:	V10	
		I			0 (50	

RK3588S (Power&Gnd) VDD_GPU_S0 VDD_CPU_BIGO_SO CPU_BIGO VDD_CFU_BIGO J | C1005 | C1000 | C1070 | C1071 | C1072 | C1072 | C1001 | C100 C1050 C1051 C2087 22uF 22uF X5R 6.3V X5R 6.3V C0603 C0603 C0603 C0603 C0603 1004 C1005 100F 100F X5R X5R X5R 10V C0201 C0201 VDD_CPU_BIG1_S0 LOGIC CPU_BIG1 C1056 C1057 22uF 22uF X5R 6.3V X5R 6.3V C0603 C0603 C1013 1uF C0201 X5R 4V C1012 22uF X5R 6.3V C0603 VDD_CPU_LIT_S0 VDD_VDENC_S0 CPU_LIT C1060 C1061 22uF 22uF X5R 6.3V X5R 6.3V C0603 VDD_NPU_S0 C1043 100nF X5R N 10V C0201 The Caps between green line and U1000 should be placed under the U1000 package.Other caps should be placed close to the U1000 package




Rac	kch	P Ro	ckchip Ele	ctronic	s Co., Ltd				
Project:	RK35888	_Tablet_F	REF						
File:	10.RK35	10.RK3588S_Power/GND							
Date:	Monday, February 21, 2022 Rev: V10								
Designed by:	Joseph	Reviewed by:	<checker></checker>	Sheet	10 of 53				





RK3588S (EMMCIO Domain)





Option:SPI	Flash	L							
eMMC_D0/FSPI_D0	R1308	1	DNP	2	0R	5%	R0201		>>FSPI DO
eMMC_D1/FSPI_D1	R1310	1		2	0R	5%	R0402		>>FSPI D1
eMMC_D2/FSPI_D2	R1312	1	DNP	2	0R	5%	R0201	<u>``</u>	>>FSPI D2
eMMC_D3/FSPI_D3	R1313	1	DNP	2	0R	5%	R0201		>>FSPI D3
eMMC_D6/FSPI_CS0	R1315	1	DNP	2	0R	5%	R0201		_>>FSPI_CS0
eMMC_CMD/FSPI_CLK	R1316	1	DNP	2	0R	5%	R0201		_>>FSPI CLE

Rockchip Electronics Co., Ltd

Rev: V10


13.RK3588S Flash/SD Controller


Monday, February 21, 2022


Designed by: Joseph Reviewed by: <Checker> Sheet:

Project: RK3588S_Tablet_REF

RK3588S (VCCIO2 Domain)










Joseph Reviewed by: <Checker>

Sheet:









RK3588S (VCCIO1 Domain)

RK3588S (SARADC/OTP/TSADC)





RK3588S(HDMI2.1 TX/eDP1.3 TX) Note: The HDMI2.1 trace length is less than 100mm. eDP TX HDMI TX The HDMI2.1 differential trace impedance is 100 OHM. 100 Ohm ±10% 100 Ohm ±10% Option HDMI TX/eDP1.3 MUX Port0 Option1:eDP TX0 Option2:HDMI TX0 HDMI: V2.1 12Gbps BB4 EDP TX0 D0P/HDMI0 TX0P eDP: V1.3 5.4Gbps HDMI TXO DOP/EDP TXO DOP EDP TX0 D0P HDMIO TXOP BA4 EDP TX0 D0N/HDMI0 TX0N EDP TX0 D0N/HDMI0 TX0N EDP TX0 D0N/HDMI0 TX0N SEDP_TX0_DON SHDMIO TXON HDMI TX0 D0N/EDP TX0 D0N BA5 EDP TX0 D1P/HDMI0 TX1P EDP TX0 D1P/HDMI0 TX1P EDP TX0 D1P HDMIO TX1P HDMI TXO D1P/EDP TXO D1F BB5 EDP TX0 D1N/HDMI0 TX1N EDP TX0 D1N/HDMI0 TX1N EDP TX0 D1N/HDMI0 TX1N HDMIO_TX1N SEDP_TX0_D1N HDMI TXO D1N/EDP TXO D1N BB7 EDP TX0 D2P/HDMI0 TX2P EDP TX0 D2P/HDMI0 TX2P EDP TX0 D2P/HDMI0 TX2P EDP TX0 D2P HDMI0 TX2P HDMI TX0 D2P/EDP TX0 D2P BA7 EDP TX0 D2N/HDMI0 TX2N EDP TX0 D2N/HDMI0 TX2N EDP_TX0_D2N/HDMI0_TX2N EDP_TX0_D2N HDMIO TX2N HDMI TXO D2N/EDP TXO D2N BA2 EDP TX0 D3P/HDMI0 TX3P EDP TX0 D3P HDMI0 TX3P HDMI_TX0_D3P/EDP_TX0_D3P HDMI_TX0_D3N/EDP_TX0_D3N BB2 EDP TX0 D3N/HDMI0 TX3N EDP TX0 D3N/HDMI0 TX3N EDP TX0 D3N/HDMI0 TX3N EDP_TX0_D3N SHDMIO TX3N BA1 EDP TX0 AUXP/HDMI0 TX SBDP EDP TX0 AUXP/HDMI0_TX_SBDP EDP TX0 AUXP/HDMI0 TX SBDP EDP TX0 AUXP // HDMIO TX SBDP HDMI TX0 SBDP/EDP TX0 AUXP EDP TX0 AUXN/HDMI0 TX SBDN AY1 EDP TX0 AUXN/HDMI0 TX SBDN EDP TX0 AUXN/HDMI0 TX SBDN EDP TX0 AUXN ∠ HDMI0 TX SBDN HDMI TXO SBDN/EDP TXO AUXN HDMI/eDP TX0 REXT R1708 HDMI/eDP TX0 REXT VDDA 0V75 S0 AM13 HDMI/EDP TX0 VDD 0V75 1 C1718 **POWER** HDMI/EDP TX0 VDD 0V75 2 100nF 4.7uF 1011F X5R 10V 6.3V 6.3V C0201 C0402 C0603 HDMI/EDP TX0 AVDD 0V75 C1712 Note: 1uF ____ 100nF X5R If not used: X5R 4V 10V Signal: leave floating _ C0201 Power: Floating or tie to VSS VCCA 1V8 S0 HDMI/EDP TX0 VDD IO 1V8 C1716 C1713 HDMI/EDP TX0 VDD CMN 1V8 100nF 4.7uF 4.7uF X5R X5R X5R Caps of between dashed green lines and U1000 6.3V 10V 6.3V should be placed under the U1000 package C0201 C0402 C0402 **Rockchip Confidential** Rockchip Electronics Co., Ltd Project: RK3588S Tablet REF File: 17.RK3588S HDMI/eDP Interface Monday, February 21, 2022

Designed by:


Joseph

Reviewed by: <Checker>

Sheet:

17 of 53

RK3588S (PCIE20/SATA30/USB30)



PCIe2.0 PHY

Controller	Data & Clk	Garatural CDTO		
Name	CLK LANE	DATA LANE	Control GPIO	
PCIE20X1_1	PCIE20_2_REFCLKP	PCIE20_2_TX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN	
RC	PCIE20_2_REFCLKN	PCIE20_2_RX		
PCIE20X1_2	PCIE20 0 REFCLKP	PCIE2O O TX	PCIE20X1 2 CLKREQ M* PCIE20XI 2 MAKEN M* PCIE20XI 2 PERSTW M* PCIE20XI 2 BUTTON_RSTN	
RC	PCIE20 0 REFCLKN	PCIE2O O TX		

Rad	kct	Ro	ckchip Elec	tronics	Co., Ltd		
Project:	RK3588S_Tablet_REF						
File:	18.RK3588S PCIE2/SATA3/USB3 PHY						
Date:	Tuesday,	April 12, 2022		Rev:	V10		
Designed by:	Joseph	Reviewed by:	<checker></checker>	Sheet:	18 of 53		

