

Reference Schematics For RK3588S

RK3588S_Tablet_REF_SCH

Main Functions Introduction

- 1) Charger: 1Cell Battery_QC or 2Cell Battery_QC
- 2) PMIC: 1 x RK806-1+DiscretePower
- 3) RAM: 2 x 32bits LPDDR4/4x or 2 x 32bits LPDDR5
- 4) ROM: eMMC5.1(Default) or SPI Falsh
- 5) Support: 1 x Micro SD Card3.0
- 6) Support: 1 x Type-C 3.0(with DP function) +1 x USB2.0 HOST + 1 x USB3.0 HOST
- 7) Support: 2 x 4Lanes MIPI D/CPHY RX Camera
- 8) Support: 2 x 2Lanes MIPI DPHY RX Camera
- 9) Support: 1 x HDMI2.1 TX or 1 x eDP1.3 TX
- 10) Support: 2 x 4Lanes MIPI D/CPHY TX
- 11) Support: a/b/g/n/ac/ax 2T2R WIFI(PCIE) + BT5.0
Or: a/b/g/n/ac 2T2R WIFI(SDIO) + BT5.0
- 12) Support: 1 x Headphone + 2 x Speaker out + 1 x Analog MIC
- 13) Support: 2 x PDM MIC Array
- 14) Support: Gyroscope+G-sensor+Ambient Light+Proximity +Hall Sensor

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd			
Project:	RK3588S_Tablet_REF		
File:	00.Cover Page		
Date:	Thursday, November 03, 2022	Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker> Sheet: 1 of 54

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram_PoweTree-1cell
Page 5	04.Block Diagram_PoweTree-2cell
Page 6	05.System Power Sequence
Page 7	06.Lower-Speed Bus Map
Page 8	07.USB Controller Configure Tab
Page 9	08.PCIE Fun Map
Page 10	10.RK3588S_Power/GND
Page 11	11.RK3588S_OSC/PLL/PMUIO
Page 12	12.RK3588S DDR Controler
Page 13	13.RK3588S Flash/SD Controller
Page 14	14.RK3588S_USB20/USB30/DP PHY
Page 15	15.RK3588S_SARADC/1.8V GPIO
Page 16	16.RK3588S_MIPi Interface
Page 17	17.RK3588S_HDMI/eDP Interface
Page 18	18.RK3588S PCIE2/SATA3/USB3 PHY
Page 19	19.RK3588S 1.8V/3.3V GPIO
Page 20	20.Power_1Cell_QC(opt1)
Page 21	21.Power_2Cell_QC(opt2)
Page 22	22.Power-PMIC_RK806-1
Page 23	23.Power_Ext Discrete
Page 24	24.RTC
Page 25	25.USB20/USB30 HOST Port
Page 26	38.DRAM-LPDDR4/4X_200P_2X32bit
Page 27	39.DRAM-LPDDR5X_315P_2X32bit
Page 28	40.Flash Power
Page 29	41.eMMC Flash
Page 30	42.Flash-Micro-SD Card
Page 31	43.Flash-SPI FLASH(opt)
Page 32	44.VI-CAM1 MIPI_D/CPHY0-RX
Page 33	45.VI-CAM1 MIPI_D/CPHY0-RX(opt)
Page 34	46.VI-CAM2 MIPI_DPHY0-RX
Page 35	47.VI-CAM3 MIPI_D/CPHY1-RX
Page 36	48.VI-CAM3 MIPI_D/CPHY1-RX(opt)
Page 37	49.VI-CAM4 SL Module
Page 38	50.VO-HDMI2.1 TX
Page 39	51.VO-LCM_eDP1.3 TX
Page 40	52.VO-LCM_MIPi_D/CPHY0_TX
Page 41	53.VO-LCM_MIPi_D/CPHY0_TX(opt)
Page 42	54.VO-LCM_Dual MIPi_D/CPHY TX
Page 43	59.TP Connector_COF(I2C)
Page 44	62.WIFI/BT-SDIO_2T2R(opt1)
Page 45	63.WIFI/BT-PCIE_2T2R(opt2)
Page 46	70.Audio Codec
Page 47	71.Audio Codec(opt)
Page 48	72.Audio-Loopback
Page 49	77.Audio-DMIC Array
Page 50	90.Sensor
Page 51	92.KEY Array
Page 52	93.UART Debug
Page 53	99.Mark/Heatsink

Note

The power suffix **S0** or **S3** means:

S3: Keep power On during sleeping

S0:Power off during sleeping

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

Notes


NOTE 1:
Component parameter description
1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:
Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.


Revision History

Version	Date	By	Change Description	Approved
V1.0	2022-01-05	Joseph.Wei	1:Revision preliminary version	
V1.1	2022-02-18	Joseph.Wei	1. The capacitance of C1604 and C1612 is changed to 1uF/4V. 2. To reduce standby power consumption, change the PMUIO2 power field to 1.8V, and modify the IO field corresponding to the peripheral IO voltage accordingly 3. Set the inductance of L2203, L2205, L2207, L2300, L2301, L2302 from 0.22uH (TDK) Change to 0.24uH (Sunlord); The inductance of L2201 is changed from 0.22uH (TDK) to 0.22uH (Sunlord), and IND is packaged_ 404020. 4. HDMI eARC function is not supported, and related eARC network is changed to HDMI0_ TX_ SBDP/N	
V1.2	2022-11-10	Joseph.Wei	1. Change the measured current data on Page PAGE04 and Page PAGE10 2. Change the package of RK3588S and add the use description of MIPI D/C PHY (1lane or 2Lane is recommended) 3. SPK PA model TT8642 is changed to TCS7191A 4. Add SPK PA reference circuit of AW88394 5. Delete HDMI eARC function supports description 6. Add the manufacturer and model of 2A/3A BUCK in the drawing 7. The pull-down resistance of HDMI is changed from 499ohm to 590ohm. 8. RK3588S Delete the network "PMIC_PWR_CTRL3" (Pin AG36). 9. MP8759 add MODE SELECT control. 10.HDMI/EDP_ TX0_ VDD_ Change 0V75 voltage network to "HDMI_VDDA0V85_S0" (The output terminal is RK806-1 NLDO5) The actual software setting is 0.8375V. 11. Correct power network VDD2L_ 0V9_ DDR_ S3 suspension problem. 12. When using SDIO WiFi, the VCCIO5 power supply will remain powered by default in standby mode. 13. Update 1Cell_ QC function 14.2Cell_ QC's Gas Gauge changed to CW2017AAAAD 15. Fast charging function increase discharge circuit 16.Update power VCCIO_ FLASH power supply path 17.Power Supply VCCA_ 1V8_ S0 moves to RK806-1 PLDO1 Power Supply VCC_ 1V8_ S0 moves to RK806-1 PLDO2 18.USB_ AVDD_ 1V8 power supply fixed to VCCA_ 1V8_ S0 19.The sensor MPU6500 model is changed to ICM_20600	


Rockchip Confidential

		Rockchip Electronics Co., Ltd	
Project:	RK3588S_Tablet_REF		
File:	02.Revision History		
Date:	Friday, November 11, 2022		Rev: V12
Designed by:	Joseph	Reviewed by:	<Checker>
		Sheet:	3 of 54


RK3588S Tablet Ref Block Diagram for 1-Cell Charger




Power tree for 1-Cell Charger




RK3588S Tablet Ref Block Diagram for 2-Cell Charger



Power tree for 2-Cell Charger



Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC_SYSIN	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC_SYSIN	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO_S3	RK806-1_PLDO1	0.5A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC_SYSIN	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO_S3	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	BUCK_RK860-2	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC_SYSIN	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_SYSIN	EXT_BUCK or LDO	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_SYSIN	LDO	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO1	Pin N36 N37	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin V37 Y37	1.8V or 3.3V	PMUIO2_1V8	VCC_1V8_S3	1.8V
EMMCIO	Pin V35 V36	1.8V Only	PMUIO2	VCC_1V8_S3	1.8V
	Pin AC35		EMMCIO_1V8	VCC_1V8_S0	1.8V
	Pin AC36				
VCCIO1	Pin H31	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AK11	1.8V or 3.3V	VCCIO2_1V8	VCC_1V8_S0	1.8V
	Pin AK10		VCCIO2	VCC_1V8_S0	1.8V
VCCIO4	Pin G27 G28	1.8V or 3.3V	VCCIO4_1V8	VCC_1V8_S0	1.8V
	Pin G31		VCCIO4	VCC_1V8_S0	1.8V
VCCIO5	Pin AF35 AF36	1.8V or 3.3V	VCCIO5_1V8	VCC_1V8_S0	1.8V
	Pin AC33 AC34		VCCIO5	VCC_1V8_S0	1.8V
VCCIO6	Pin A134	1.8V or 3.3V	VCCIO6_1V8	VCC_1V8_S0	1.8V
	Pin A133 AM33		VCCIO6	VCC_3V3_S0	3.3V

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project: RK3588S_Tablet_REF

File: 05.System Power Sequence


Date: Thursday, November 03, 2022 Rev: V12

Designed by: Joseph Reviewed by: <Checker> Sheet: 6 of 54

I2C MAP



UART MAP




USB Controller Configure Table


Controller Name	Pin Name	Type-C Function	DPx4Lane+USB20 OTG		USB30 OTG+DPx2Lane Function		USB20 OTG+DPx2Lane Function		USB20 OTG+DPx4Lane Function	
			OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2	OPTION1	OPTION2
USB30 OTG0 Device or Host	TYPEC0_SBU1/DP0_AUX0	TYPEC0_SBU1	DP0_AUX0	DP0_AUX0	DP0_AUX0	DP0_AUX0	DP0_AUX0	DP0_AUX0	DP0_AUX0	DP0_AUX0
	TYPEC0_SBU2/DP0_AUX0N	TYPEC0_SBU2	DP0_AUX0N	DP0_AUX0N	DP0_AUX0N	DP0_AUX0N	DP0_AUX0N	DP0_AUX0N	DP0_AUX0N	DP0_AUX0N
	TYPEC0_SSRX1/DP0_TX0	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0P	TYPEC0_SSRX1P	DP0_TX0P	DP0_TX0P	DP0_TX0P	DP0_TX0P	DP0_TX0P
	TYPEC0_SSRX1N/DP0_TX0N	TYPEC0_SSRX1N	DP0_TX0N	DP0_TX0N	TYPEC0_SSRX1N	DP0_TX0N	DP0_TX0N	DP0_TX0N	DP0_TX0N	DP0_TX0N
USB30 OTG0 Device or Host	TYPEC0_SSTX1/DP0_TX1	TYPEC0_SSTX1P	DP0_TX1P	DP0_TX1P	TYPEC0_SSTX1P	DP0_TX1P	DP0_TX1P	DP0_TX1P	DP0_TX1P	DP0_TX1P
	TYPEC0_SSTX1N/DP0_TX1N	TYPEC0_SSTX1N	DP0_TX1N	DP0_TX1N	TYPEC0_SSTX1N	DP0_TX1N	DP0_TX1N	DP0_TX1N	DP0_TX1N	DP0_TX1N
	TYPEC0_SSRX2/DP0_TX2	TYPEC0_SSRX2P	DP0_TX2P	DP0_TX2P	TYPEC0_SSRX2P	DP0_TX2P	DP0_TX2P	DP0_TX2P	DP0_TX2P	DP0_TX2P
	TYPEC0_SSRX2N/DP0_TX2N	TYPEC0_SSRX2N	DP0_TX2N	DP0_TX2N	TYPEC0_SSRX2N	DP0_TX2N	DP0_TX2N	DP0_TX2N	DP0_TX2N	DP0_TX2N
USB30 OTG0 Device or Host	TYPEC0_SSTX2/DP0_TX3	TYPEC0_SSTX2P	DP0_TX3P	DP0_TX3P	TYPEC0_SSTX2P	DP0_TX3P	DP0_TX3P	DP0_TX3P	DP0_TX3P	DP0_TX3P
	TYPEC0_SSTX2N/DP0_TX3N	TYPEC0_SSTX2N	DP0_TX3N	DP0_TX3N	TYPEC0_SSTX2N	DP0_TX3N	DP0_TX3N	DP0_TX3N	DP0_TX3N	DP0_TX3N
USB30 OTG2 Device or Host	TYPEC20_SBU1/DP2_AUX0	TYPEC20_SBU1	DP2_AUX0	DP2_AUX0	TYPEC20_SBU1	DP2_AUX0	TYPEC20_SBU1	DP2_AUX0	TYPEC20_SBU1	DP2_AUX0
	TYPEC20_SBU2/DP2_AUX0N	TYPEC20_SBU2	DP2_AUX0N	DP2_AUX0N	TYPEC20_SBU2	DP2_AUX0N	TYPEC20_SBU2	DP2_AUX0N	TYPEC20_SBU2	DP2_AUX0N
USB30 OTG2 Device or Host	TYPEC20_SSRX1/DP2_TX0	TYPEC20_SSRX1P	DP2_TX0P	DP2_TX0P	TYPEC20_SSRX1P	DP2_TX0P	DP2_TX0P	DP2_TX0P	DP2_TX0P	DP2_TX0P
	TYPEC20_SSRX1N/DP2_TX0N	TYPEC20_SSRX1N	DP2_TX0N	DP2_TX0N	TYPEC20_SSRX1N	DP2_TX0N	DP2_TX0N	DP2_TX0N	TYPEC20_SSRX1N	DP2_TX0N
USB30 OTG2 Device or Host	TYPEC20_SSTX1/DP2_TX1	TYPEC20_SSTX1P	DP2_TX1P	DP2_TX1P	TYPEC20_SSTX1P	DP2_TX1P	DP2_TX1P	DP2_TX1P	DP2_TX1P	DP2_TX1P
	TYPEC20_SSTX1N/DP2_TX1N	TYPEC20_SSTX1N	DP2_TX1N	DP2_TX1N	TYPEC20_SSTX1N	DP2_TX1N	DP2_TX1N	DP2_TX1N	DP2_TX1N	DP2_TX1N
USB30 OTG2 Device or Host	TYPEC20_SSRX2/DP2_TX2	TYPEC20_SSRX2P	DP2_TX2P	DP2_TX2P	TYPEC20_SSRX2P	DP2_TX2P	DP2_TX2P	DP2_TX2P	DP2_TX2P	DP2_TX2P
	TYPEC20_SSRX2N/DP2_TX2N	TYPEC20_SSRX2N	DP2_TX2N	DP2_TX2N	TYPEC20_SSRX2N	DP2_TX2N	DP2_TX2N	DP2_TX2N	DP2_TX2N	DP2_TX2N
USB30 OTG2 Device or Host	TYPEC20_SSTX2/DP2_TX3	TYPEC20_SSTX2P	DP2_TX3P	DP2_TX3P	TYPEC20_SSTX2P	DP2_TX3P	DP2_TX3P	DP2_TX3P	DP2_TX3P	DP2_TX3P
	TYPEC20_SSTX2N/DP2_TX3N	TYPEC20_SSTX2N	DP2_TX3N	DP2_TX3N	TYPEC20_SSTX2N	DP2_TX3N	DP2_TX3N	DP2_TX3N	DP2_TX3N	DP2_TX3N
USB20 HOST0	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP
	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP	USB20_HOST0_DP
USB20 HOST1	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP
	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP
USB20 HOST1	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP
	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP	USB20_HOST1_DP

Note:
DP Lane swap enable
0:lane0/1/2/3 TxData mapping to lane0/1/2/3 TxDP/N
1:lane0/1/2/3 TxData mapping to lane2/3/0/1 TxDP/N


Config0: TypeC0 (With DP function)




Config3:(Default) USB3.0 OTG0 + DP0 2Lane(Swap ON)




Config1: USB2.0 OTG0 + DP0 4Lane(Swap OFF)




Config4: USB3.0 OTG0 + DP0 2Lane(Swap OFF)



Config2: USB2.0 OTG0 + DP0 4Lane(Swap ON)




PCIe/SATA Connector Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN

PCIe2.0 REFCLK



Note:
PCIE20_*_REFCLKP/N is output or input gpio
M*=Mean to M0 or M1 or M2,It's the same source,Just multiplex to M0 or M1 or M2,Only use one at the same time.


Rockchip Confidential

Rackchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF		
File:	08.PCIE Fun Map		
Date:	Thursday, November 03, 2022	Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>

RK3588S (Power&Gnd)

Note:
The Caps under green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package.




RK3588S (OSC/PLL/PMUIO1)

Note:
Adjusted the load capacitance according to the crystal specification


The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.

$CL = \{CL1 * CL2 / (CL1 + CL2)\} + PCB \text{ strays}$
Total CL<=12pF


Note:
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



RK3588S (DDR PHY)





SOC RK3588S



SOC RK3588S

DDR FILTER



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd


Project: RK3588S_Tablet_REF

File:	12.RK3588S DDR Controler
--------------	---------------------------------


Date:	Thursday, November 03, 2022	Rev:	V12
-------	-----------------------------	------	-----

Designed by:	Joseph	Reviewed by:	<Checker>	Sheet:	12 of 54
--------------	--------	--------------	-----------	--------	----------

RK3588S (EMMCIO Domain)



RK3588S (VCCIO2 Domain)




RK3588S (USB3.0/DP1.4)


USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	TYPEC x4Lane	SSTX 1P/1N SSTX 2P/2N SSRX 1P/1N SSRX 2P/2N
Option3	USB30X2Lane+DPX2Lane	USB30:SSTX 1P/1N SSRX 1P/1N DP:Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30:SSTX 2P/2N SSRX 2P/2N DP:Lane0 Lane1

DP Lane
Swap Off:
Lane0/1/2/3_TXdata mapping to Lane0/1/2/3_TXDP/N
Swap On:
Lane0/1/2/3_TXdata mapping to Lane2/3/0/1_TXDP/N



RK3588S (USB2.0)



Note:

The USB20_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 24K ohm resistor.The VBUSDETpin voltage range <=3.3V.

Note:

TYPEC0_USB20_OTG:

DP/DM:Must used for download
ID:According to demand,if not used,Leave floating
VBUSDET:Must provide
REXT:200ohm 1% resistor must be connected externally
Power: Must supply power

USB20_HOST0/USB20_HOST1:

If not used:
DP/DM:Leave floating
REXT:Leave floating


Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package


Rockchip Confidential
Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF
File:	14.RK3588S_USB20/USB30/DP_PHY
Date:	Friday, November 04, 2022
Designed by:	Joseph
Reviewed by:	<Checker>
Rev:	V12
Sheet:	14 of 54

RK3588S (SARADC/OTP/TSADC)




BOOT MODE CONFIG




Item	Rup	Rdown	ADC	BOOT MODE(saradc_in5)
LEVEL1	DNP	100K	0	USB (Maskrom mode)
LEVEL2	100K	20K	682	SD Card-USB
LEVEL3	100K	51K	1365	EMMC-USB
LEVEL4	100K	100K	2047	FSPI M0-USB
LEVEL5	100K	200K	2730	FSPI M1-USB
LEVEL6	100K	499K	3412	FSPI M2-USB
LEVEL7	100K	DNP	4095	FSPI M2-FSPI M0-EMMC -SD Card-USB

BOARD ID CONFIG




Item	Rup	Rdown	ADC	VERSION
LEVEL1	DNP	100K	0	V1.0
LEVEL2	100K	20K	682	V2.0
LEVEL3	100K	51K	1365	V3.0
LEVEL4	100K	100K	2047	V4.0
LEVEL5	100K	200K	2730	V5.0
LEVEL6	100K	499K	3412	V6.0
LEVEL7	100K	DNP	4095	V7.0

RK3588S (VCCIO1 Domain)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

RK3588S(MIPI_DPHY CSIO RX)






Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Note:
When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package


TX and RX port must work in the same mode DPHY or CPHY

RK3588S(MIPI_D/C PHY0)




Note:
Suggest Using 1/2 lane mode
Using 4lane is limited,
Please refer to the hardware design guide for details.

RK3588S(MIPI_D/C PHY1)



Note:
The Port also support MIPI_CPHY1_TX, if need please Refer to the circuit of MIPI_CPHY1_TX



Note:
Suggest Using 1/2 lane mode
Using 4lane is limited,
Please refer to the hardware design guide for details.

TX and RX port must work in the same mode, DPHY or CPHY

RK3588S (HDMI2.1 TX/eDP1.3 TX)

Note:

The HDMI2.1 trace length is less than 100mm.
The HDMI2.1 differential trace impedance is 100 OHM.

U1000Q

HDMI TX/eDP1.3 MUX Port0

HDMI:V2.1 12Gbps
eDP: V1.3 5.4Gbps

HDMI_TX0_D0P/EDP_TX0_D0P
HDMI_TX0_D0N/EDP_TX0_D0N

HDMI_TX0_D1P/EDP_TX0_D1P
HDMI_TX0_D1N/EDP_TX0_D1N

HDMI_TX0_D2P/EDP_TX0_D2P
HDMI_TX0_D2N/EDP_TX0_D2N

HDMI_TX0_D3P/EDP_TX0_D3P
HDMI_TX0_D3N/EDP_TX0_D3N

HDMI_TX0_SBDP/EDP_TX0_AUXP
HDMI_TX0_SBDN/EDP_TX0_AUXN

BB4 EDP_TX0_D0P/HDMI0_TX0P
BA4 EDP_TX0_D0N/HDMI0_TX0N

BA5 EDP_TX0_D1P/HDMI0_TX1P
BB5 EDP_TX0_D1N/HDMI0_TX1N

BB7 EDP_TX0_D2P/HDMI0_TX2P
BA7 EDP_TX0_D2N/HDMI0_TX2N

BA2 EDP_TX0_D3P/HDMI0_TX3P
BB2 EDP_TX0_D3N/HDMI0_TX3N

BA1 EDP_TX0_AUXP/HDMI0_TX_SBDP
AY1 EDP_TX0_AUXN/HDMI0_TX_SBDN

AY3 HDMI/eDP_TX0_REXT R1708 1

POWER

HDMI/EDP_TX0_VDD_0V75_1
HDMI/EDP_TX0_VDD_0V75_2

HDMI/EDP_TX0_AVDD_0V75

HDMI/EDP_TX0_VDD_IO_1V8
HDMI/EDP_TX0_VDD_CMN_1V8

8.2K 1% R0201

HDMI_VDDA0V85_S0

C1718 Actual Setting 0.8375V

VCCA_1V8_S0

Note:

If not used:
Signal:leave floating
Power: Floating or tie to VSS

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

SOC_RK3588S

eDP TX
100 Ohm $\pm 10\%$

HDMI TX
100 Ohm $\pm 10\%$

Option

Option1:eDP_TX0


Option2:HDMI_TX0

Rockchip Confidential

Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF		
File:	17.RK3588S_HDMI/eDP Interface		
Date:	Thursday, November 03, 2022	Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	17	of	54

RK3588S (PCIE20/SATA30/USB30)



PCIE2.0 PHY

Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN

Rockchip Confidential

Rockchip Electronics Co., Ltd


Project: RK3588S_Tablet_REF

File: 18.RK3588S_PCIE2/SATA3/USB3_PHY


Date: Thursday, November 03, 2022 Rev: V12

Designed by: Joseph Reviewed by: <Checker> Sheet: 18 of 54



RK3588S (VCCIO4 Domain)



RK3588S (VCCIO6 Domain)




RK3588S (VCCIO5 Domain)




Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package

Power_1Cell_QC

USB Type-C Port




Charger IC




LCD Backlight power input source



ESD




USB Type-C Controller (PD)




Note:
电池内阻小于80mR, 满充电压4.4V, 电池在3.6V~4.4V时
最大充电电流10A.
The internal resistance of battery is
less than 80mR, The maximum charging current
no more than 10A during the battery voltage
is 3.6V~4.4V and the full charge voltage is 4.4V.


CP QUICK CHARGE(20W/45W)




3.3V BUCK-BOOST



Gas Gauge






VCC_5V0




Power_2Cell_QC


USB Type-C Port



Note:
If common mode inductors are needed,
it is recommended to keep 2.2ohm in series
to improve the antistatic ability




Charger IC




DEFAULT: BQ25703

NAME \ PIN	COMP2	COMP1	PSYS	Il1m_HIZ
BQ25703	R2148=10K R2165=680pf R2166=15pf	R2149=40.2K R2167=1800pf R2168=33pf	R2146=30.1K	R2144=220K
SC8886	R2148=330K R2165=1nf R2166=220pf	R2149=100K R2167=1nf R2168=10pf	R2146=33K	R2144=160K

ESD




USB Type-C Controller(PD)




VBUS of FUSB302BMPX: 4 to 21 TYP = 5V
VDD of FUSB302BMPX: 3 to 5.5 TYP = 3.3V
VCONN of FUSB302BMPX: 3 to 5.5

Gas Gauge




VCC_SYSIN




```
MODE:
MODE=1, PWM
MODE=0, PFM without USM
MODE=FLOATING, PFM with USM
```

VCC_5V0



Default 5.2V/3A

For RK806




LCD Backlight power input source *Rockchip Confidential*



Rockchip Confidential
Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF				
File:	21.Power_2Cell_QC(opt2)				
Date:	Friday, November 04, 2022			Rev:	V12
Designed by:	Joseph	Reviewed by:	Default	Sheet	21 of 54


PMIC1 RK806-1




PMIC RK806-1 BUCK



PMIC RK806-1 Managerment



PMIC RK806-1 LDO




Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF		
File:	22.Power-PMIC_RK806-1		
Date:	Friday, November 04, 2022		
Designed by:	Joseph	Reviewed by:	<Checker>
		Sheet:	22 of 54


VDD_CPU_BIG0




VDD_CPU_BIG1




VDD_NPU



VCC_1V1_NLDO



VCC_3V3_S0




Rockchip Confidential
Rackchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF		
File:	23.Power_Ext Discrete		
Date:	Friday, November 04, 2022	Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>
		Sheet:	23 of 54

Pin 10 connections:

- I2C6_SDA_M3
- I2C6_SCL_M3
- RTC_INT_L



Address:Read A3H,Write A2H

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF				
File:	24.RTC				
Date:	Thursday, November 03, 2022			Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet:	24 of 54

```

┌──────────┴──────────┐ USB_HOST_PWREN_H
┌──────────┴──────────┐ USB20_HOST0_DP
┌──────────┴──────────┐ USB20_HOST0_DM

```





Diagram showing USB connections for USB20_HOST1_DP, USB20_HOST1_DM, USB30_2_SSTXP, USB30_2_SSTXN, USB30_2_SSRXP, and USB30_2_SSRXN.








The diagram illustrates the internal wiring of the USB30_A connector. It shows the connection between the USB20_HOST1_DM and USB20_HOST1_DP signals and the USB30_HOST2_SSRXN, USB30_HOST2_SSRXP, USB30_HOST2_SSTXN, and USB30_HOST2_SSTXP signals. The signals are routed through various components including resistors (R2507, R2510, R2512, R2513, R2508, R2511, R0402), capacitors (C2506, C2507, 100nF), and ESD protection diodes (ESD5311N, ESD5311P, ESD5312N, ESD5312P, ESD5313N, ESD5313P, ESD5314N, ESD5314P). The signals are also connected to the J2501 connector, which is labeled USB30_A. The diagram includes a note: $C_j \leq 0.3 \text{ pF}$.

Rockchip Confidential
Rockchip Electronics Co., Ltd


Project:	RK3588S_Tablet_REF				
File:	25.USB20/USB30 HOST Port				
Date:	Thursday, November 03, 2022			Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet:	25 of 54

DRAM-LPDDR4/4x_2X32bit



DRAM-LPDDR5_2X32bit

Flash Power




Rockchip Confidential



Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF		
File:	40.Flash Power		
Date:	Friday, November 04, 2022	Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>
		Sheet:	28 of 54


eMMC Flash



Note:
C4105 Must be close to Pin M6




Rockchip Confidential



Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF		
File:	41.eMMC Flash		
Date:	Thursday, November 03, 2022		Rev: V12
Designed by:	Joseph	Reviewed by:	<Checker>
			Sheet: 29 of 54

MicroSD Card



Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd




Project: RK3588S_Tablet_REF

File: 42.Flash-Micro-SD Card

Date: Thursday, November 03, 2022 **Rev:** V12

Designed by: Joseph **Reviewed by:** <Checker> **Sheet:** 30 of 54


SPI FLASH



Note:

When using SPI FLASH with only 1 bit, it needs to be stuffed.




Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF				
File:	43.Flash-SPI FLASH(opt)				
Date:	Thursday, November 03, 2022			Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet:	31 of 54

Rear Camera







Note:
According to camera model,
DCDC power supply is
recommended
if the DVDD current
exceeds 100mA



Project:	RK3588S_Tablet_REF				
File:	44.VI-CAM1 MIPI_D/CPHY0-RX				
Date:	Thursday, November 03, 2022			Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet:	32 of 54

VI-Camera D/CPHY0_RX(CPHY0_RX)



Rear Camera




Note:
Adjust the power on sequence according to the camera model
eg:OV50C40
Power on Sequence
2.8V-->1.8V-->1.2V--->MCLK-->PWDN--->RST

Note:
According to camera model,
DCDC power supply is
recommended
if the DVDD current
exceeds 100mA

MIPI-DPHY0_RX *Rear Camera*



Note:
Adjust the power on sequence according to the camera model
eg:GC8034
Power on Sequence
1.8V-->1.2V-->2.8V--->MCLK-->PWDN--->RST



Note:
According to camera model,
DCDC power supply is
recommended
if the DVDD current
Below 100mA



Option2

Rockchip Confidential
Rockchip Electronics Co., Ltd


Project:	RK3588S_Tablet_REF				
File:	46.VI-CAM2 MIPI_DPHY0-RX				
Date:	Friday, November 04, 2022			Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet:	34 of 54

VI-Camera D/CPHY1_RX(DPHY1_RX)

Front Camera



Option1 (Default)




Note:

According to camera model, DCDC power supply is recommended if the DVDD current exceeds 100mA

Note:

Adjust the power on sequence according to the camera model
eg:OV50C40
Power on Sequence
2.8V-->1.8V-->1.2V--->MCLK-->PWDN--->RST

Option2





Rockchip Confidential
Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF		
File:	47.VI-CAM3 MIPI_D/CPHY1-RX		
Date:	Thursday, November 03, 2022	Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	35 of 54		


VI-Camera D/CPHY1_RX(CPHY1_RX)

Front Camera



Note:
Adjust the power on sequence according to the camera model
eg:OV50C40
Power on Sequence
2.8V-->1.8V-->1.2V-->MCLK-->PWDN--->RST

Note:
According to camera model,
DCDC power supply is
recommended
if the DVDD current
exceeds 100mA








Rockchip Confidential
Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF		
File:	48.VI-CAM3 MIPI_D/CPHY1-RX(opt)		
Date:	Thursday, November 03, 2022	Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>


```

--MIPI_CSI0_RX_CLKIN
--MIPI_CSI0_RX_CLKIN
--MIPI_CSI0_RX_D2P
--MIPI_CSI0_RX_D2N
--MIPI_CSI0_RX_D3P
--MIPI_CSI0_RX_D3N
--MIPI_MCLK_SL
--I2C8_SCL_M2_CAM
--I2C8_SDA_M2_CAM




```



Option2

Note:
According to camera model,
DCDC power supply is
recommended
if the DVDD current
exceeds 100mA


HDMI2.1 TX0




Note:

This reference circuit use TYPE C by default

If the project needs TYPE A, you must replace the library with TYPE A.




Single-eDP LCM



Note:

For EDP displays with edp1.2a or above,
the bias resistors R5101 and R5100 of aux
are not mounted.






Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF				
File:	51.VO-LCM_eDP1.3 TX				
Date:	Thursday, November 03, 2022			Rev:	V12
Designed by:	Joseph	Reviewed by:	Default	Sheet:	39 of 54

Single-MIPI LCM(MIPI DPHY0 TX)

- >>MIPI_DPHY0_TX_CLKP
- >>MIPI_DPHY0_TX_CLKN
- >>MIPI_DPHY0_TX_D0P
- >>MIPI_DPHY0_TX_D0N
- >>MIPI_DPHY0_TX_D1P
- >>MIPI_DPHY0_TX_D1N
- >>MIPI_DPHY0_TX_D2P
- >>MIPI_DPHY0_TX_D2N
- >>MIPI_DPHY0_TX_D3P
- >>MIPI_DPHY0_TX_D3N
- >>LCD_BL_PWM13_M1
- >>LCD_PWREN_H



Rockchip Confidential

Rockchip Electronics Co., Ltd




Project: RK3588S_Tablet_REF

File: 52.VO-LCM_MIPI_D/CPHY0_TX


Date: Thursday, November 03, 2022

Designed by: Joseph Reviewed by: Default Sheet: 40 of 54

Single-MIPI LCM(MIPI CPHY0 TX)



Dual-MIPI LCM(MIPI DPHY0+DPHY1 TX)



Note:
Power on Sequence
1.8V-->3.3V

LCD_CON : Dual MIPI

Left and Right support redistribution




Rockchip Confidential

Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF		
File:	54.VO-LCM_Dual MIPI_D/CPHY TX		
Date:	Thursday, November 03, 2022	Rev:	V12
Designed by:	Joseph	Reviewed by:	Default
Sheet:	42 of 54		

Touch Panel connector

>>I2C4_SCL_M3_TP
<<I2C4_SDA_M3_TP
TP_INT_L
TP_RST_L



Rockchip Confidential

Rockchip Electronics Co., Ltd


Project: RK3588S_Tablet_REF

File: 59.TP Connector_COF(I2C)

Date: Thursday, November 03, 2022 Rev: V12

Designed by: Joseph Reviewed by: Default Sheet: 43 of 54

SDIO WIFI/BT Module-2T2R



[illegible][illegible]

PCIe WIFI6/BT Module-2T2R

Left Side Signals:

- PCIE20_0_REPCLKP
- PCIE20_0_REPCLKN
- PCIE20_0_TXP
- PCIE20_0_TXN
- PCIE20_0_RXP
- PCIE20_0_RXN
- PCIE20x1_2_CLKREQn_M0
- PCIE20x1_2_WAKEn_M0
- PCIE20x1_2_PERStn_M0
- HOST WAKE BT_H
- WIFI REG ON H
- BT REG ON H
- PCIE20x1_2_CLKREQn_M0
- PCIE20x1_2_WAKEn_M0
- PCIE20x1_2_PERStn_M0
- BT WAKE HOST H

Right Side Signals:

- I2S2_SDI_M1_BT
- I2S2_SDO_M1_BT
- I2S2_SCLK_M1_BT
- I2S2_LRCK_M1_BT
- I2S2OUT_WIFI
- WIFI_REG_ON_H
- WIFI_WAKE_HOST_H
- BT_REG_ON_H
- BT_WAKE_HOST_H
- HOST_WAKE_BT_H
- UART9_RTSn_M2_BT
- UART9_CTSn_M2_BT
- UART9_RX_M2_BT
- UART9_TX_M2_BT
- BT_WAKE_HOST_P
- HOST_WAKE_BT_P
- PCIE20_0_RXP
- PCIE20_0_RXN
- PCIE20_0_TXP
- PCIE20_0_TXN
- UART9_RTSn_M2_BT
- UART9_CTSn_M2_BT
- UART9_RX_M2_BT
- UART9_TX_M2_BT
- BT_REG_ON_P
- PCIE20_CLKREQn_IV8

Module Components:

- ANT6300, ANT6302, ANT6301
- SMA-J-P-H-RA-TH1
- Y6300 (37.4MHz)
- U6300
- AP6275P/AP6275PR3
- MD50_WIFI-AP6275P
- Capacitors: C6300, C6301, C6302, C6303, C6304, C6305, C6306, C6307, C6308, C6309, C6310, C6311, C6312, C6313, C6314, C6315, C6316, C6317, C6318, C6319, C6320, C6321, C6322, C6323, C6324
- Resistors: R6300, R6302, R6304, R6306, R6307, R6309, R6311, R6313, R6315, R6317, R6318, R6319, R6321, R6322, R6323, R6324

Note: Adjust the load capacitor according to the crystal spec.

50 Ohm RF trace

Standalone BT-ANT: This standalone BT-ANT is reserved for AP6275PR3. Leave PIN48 float for AP6275P, of which BT-ANT is mux with WIFI.

Power and Grounding:

- VCC3V3_PCIEWL_VBAT
- VCC3V3_S3
- VCCIO_WL
- VCC_IV8_S3
- VBAT: (3.1-3.8V)/1.2A
- VDDIO: (1.68-1.98V)/300mA

Crystal: 32.768KHZ: +/-25ppm/30-70%/1.8V

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK3588S_Tablet_REF

File: 63.WIFI/BT-PCIe_2T2R(opt2)

Date: Thursday, November 03, 2022 Rev: V12

Designed by: Joseph Reviewed by: <Checker> Sheet: 45 of 54

PCIe WIFI6/BT Module-2T2R

Left Side Signals:

- PCIE20_0_REPCLKP
- PCIE20_0_REPCLKN
- PCIE20_0_TXP
- PCIE20_0_TXN
- PCIE20_0_RXP
- PCIE20_0_RXN
- PCIE20x1_2_CLKREQn_M0
- PCIE20x1_2_WAKEn_M0
- PCIE20x1_2_PERStn_M0
- HOST WAKE BT_H
- WIFI REG ON H
- BT REG ON H
- PCIE20x1_2_CLKREQn_M0
- PCIE20x1_2_WAKEn_M0
- PCIE20x1_2_PERStn_M0
- BT WAKE HOST H

Right Side Signals:

- I2S2_SDI_M1_BT
- I2S2_SDO_M1_BT
- I2S2_SCLK_M1_BT
- I2S2_LRCK_M1_BT
- I2S2OUT_WIFI
- WIFI_REG_ON_H
- WIFI_WAKE_HOST_H
- BT_REG_ON_H
- BT_WAKE_HOST_H
- HOST_WAKE_BT_H
- UART9_RTSN_M2_BT
- UART9_CTSN_M2_BT
- UART9_RX_M2_BT
- UART9_TX_M2_BT
- BT_WAKE_HOST_P
- HOST_WAKE_BT_P
- PCIE20_0_RXP
- PCIE20_0_RXN
- PCIE20_0_TXP
- PCIE20_0_TXN
- UART9_RTSN_M2_BT
- UART9_CTSN_M2_BT
- UART9_RX_M2_BT
- UART9_TX_M2_BT
- BT_REG_ON_P
- PCIE20_CLKREQn_IV8

Module Components:

- ANT6300, ANT6302, ANT6301
- SMA-J-P-H-RA-TH1
- Y6300 (37.4MHz)
- U6300 (AP6275P/AP6275PR3)
- Capacitors: C6300, C6301, C6302, C6303, C6304, C6305, C6306, C6307, C6308, C6309, C6310, C6311, C6312, C6313, C6314, C6315, C6316, C6317, C6318, C6319, C6320, C6321, C6322, C6323, C6324
- Resistors: R6300, R6302, R6304, R6306, R6307, R6309, R6310, R6311, R6312, R6313, R6314, R6315, R6316, R6317, R6318, R6319, R6321, R6322

Note: Adjust the load capacitor according to the crystal spec.

50 Ohm RF trace

Standalone BT-ANT: This standalone BT-ANT is reserved for AP6275PR3. Leave PIN48 float for AP6275P, of which BT-ANT is mux with WIFI.

Power and Grounding:

- VCC3V3_PCIEWL_VBAT
- VCC3V3_S3
- VCCIO_WL
- VCC_IV8_S3
- VBAT: (3.1-3.8V)/1.2A
- VDDIO: (1.68-1.98V)/300mA

Crystal: 32.768KHZ: +/-25ppm/30-70%/1.8V

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK3588S_Tablet_REF

File: 63.WIFI/BT-PCIe_2T2R(opt2)

Date: Thursday, November 03, 2022 Rev: V12

Designed by: Joseph Reviewed by: <Checker> Sheet: 45 of 54

[illegible]

PCIe WIFI6/BT Module-2T2R

Left Side Signals:

- PCIE20_0_REPCLKP
- PCIE20_0_REPCLKN
- PCIE20_0_TXP
- PCIE20_0_TXN
- PCIE20_0_RXP
- PCIE20_0_RXN
- PCIE20x1_2_CLKREQn_M0
- PCIE20x1_2_WAKEn_M0
- PCIE20x1_2_PERStn_M0
- HOST WAKE BT_H
- WIFI REG ON H
- BT REG ON H
- PCIE20x1_2_CLKREQn_M0
- PCIE20x1_2_WAKEn_M0
- PCIE20x1_2_PERStn_M0
- BT WAKE HOST H

Right Side Signals:

- I2S2_SDI_M1_BT
- I2S2_SDO_M1_BT
- I2S2_SCLK_M1_BT
- I2S2_LRCK_M1_BT
- I2S2OUT_WIFI
- WIFI_REG_ON_H
- WIFI_WAKE_HOST_H
- BT_REG_ON_H
- BT_WAKE_HOST_H
- HOST_WAKE_BT_H
- UART9_RTSN_M2_BT
- UART9_CTSN_M2_BT
- UART9_RX_M2_BT
- UART9_TX_M2_BT
- BT_WAKE_HOST_P
- HOST_WAKE_BT_P
- PCIE20_0_RXP
- PCIE20_0_RXN
- PCIE20_0_TXP
- PCIE20_0_TXN
- UART9_RTSN_M2_BT
- UART9_CTSN_M2_BT
- UART9_RX_M2_BT
- UART9_TX_M2_BT
- BT_REG_ON_P
- PCIE20_CLKREQn_IV8

Module Components:

- ANT6300, ANT6302, ANT6301
- SMA-J-P-H-RA-TH1
- Y6300 (37.4MHz)
- U6300 (AP6275P/AP6275PR3)
- Capacitors: C6300, C6301, C6302, C6303, C6304, C6305, C6306, C6307, C6308, C6309, C6310, C6311, C6312, C6313, C6314, C6315, C6316, C6317, C6318, C6319, C6320, C6321, C6322, C6323, C6324
- Resistors: R6300, R6302, R6304, R6306, R6307, R6309, R6310, R6311, R6312, R6313, R6314, R6315, R6316, R6317, R6318, R6319, R6321, R6322

Note: Adjust the load capacitor according to the crystal spec.

50 Ohm RF trace

Standalone BT-ANT: This standalone BT-ANT is reserved for AP6275PR3. Leave PIN48 float for AP6275P, of which BT-ANT is mux with WIFI.

Power and Grounding:

- VCC3V3_PCIEWL_VBAT
- VCC3V3_S3
- VCCIO_WL
- VCC_IV8_S3
- VBAT: (3.1-3.8V)/1.2A
- VDDIO: (1.68-1.98V)/300mA

Crystal: 32.768KHZ: +/-25ppm/30-70%/1.8V

Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project: RK3588S_Tablet_REF

File: 63.WIFI/BT-PCIe_2T2R(opt2)

Date: Thursday, November 03, 2022 Rev: V12

Designed by: Joseph Reviewed by: <Checker> Sheet: 45 of 54

PCIe WIFI6/BT Module-2T2R

Left Side Signals:

- PCIE20_0_REPCLKP
- PCIE20_0_REPCLKN
- PCIE20_0_TXP
- PCIE20_0_TXN
- PCIE20_0_RXP
- PCIE20_0_RXN
- PCIE20x1_2_CLKREQn_M0
- PCIE20x1_2_WAKEn_M0
- PCIE20x1_2_PERStn_M0
- HOST WAKE BT H
- WIFI REG ON H
- BT REG ON H
- PCIE20x1_2_CLKREQn_M0
- PCIE20x1_2_WAKEn_M0
- PCIE20x1_2_PERStn_M0
- BT WAKE HOST H

Right Side Signals:

- I2S2_SDI_M1_BT
- I2S2_SDO_M1_BT
- I2S2_SCLK_M1_BT
- I2S2_LRCK_M1_BT
- I2S2OUT_WIFI
- WIFI_REG_ON_H
- WIFI_WAKE_HOST_H
- BT_REG_ON_H
- BT_WAKE_HOST_H
- HOST_WAKE_BT_H
- UART9_RTSn_M2_BT
- UART9_CTSn_M2_BT
- UART9_RX_M2_BT
- UART9_TX_M2_BT
- BT_WAKE_HOST_P
- HOST_WAKE_BT_P
- PCIE20_0_RXP
- PCIE20_0_RXN
- PCIE20_0_TXP
- PCIE20_0_TXN
- UART9_RTSn_M2_BT
- UART9_CTSn_M2_BT
- UART9_RX_M2_BT
- UART9_TX_M2_BT
- BT_REG_ON_P
- PCIE20_CLKREQn_IV8
- VCC3V3_PCIEWL_VBAT
- VCC3V3_S3
- VCC10_WL
- VCC1V8_S3
- PCIE20_0_RXP
- PCIE20_0_RXN
- PCIE20_0_TXP
- PCIE20_0_TXN
- PCIE20_0_CLKREQn_IV8
- VCC3V3_PCIEWL_VBAT
- VCC3V3_S3
- VCC10_WL
- VCC1V8_S3

Module Components:

- ANT6300, ANT6302, ANT6301
- SMA-J-P-H-RA-TH1
- Y6300 (37.4MHz)
- U6300 (AP6275P/AP6275PR3)
- Capacitors: C6300, C6301, C6302, C6303, C6304, C6305, C6306, C6307, C6308, C6309, C6310, C6311, C6312, C6313, C6314, C6315, C6316, C6317, C6318, C6319, C6320, C6321, C6322, C6323, C6324
- Resistors: R6300, R6302, R6304, R6306, R6307, R6309, R6310, R6311, R6312, R6313, R6314, R6315, R6316, R6317, R6318, R6319, R6320, R6321, R6322, R6323, R6324
- Inductors: L6300, L6301, L6302, L6303, L6304, L6305, L6306, L6307, L6308, L6309, L6310, L6311, L6312, L6313, L6314, L6315, L6316, L6317, L6318, L6319, L6320, L6321, L6322, L6323, L6324

Note: Adjust the load capacitor according to the crystal spec.

50 Ohm RF trace



32.768KHZ: +/-25ppm/30-70%/1.8V

VBAT: (3.1-3.8V)/1.2A
VDDIO: (1.68-1.98V)/300mA.


Rockchip Confidential
Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF		
File:	63.WIFI/BT-PCIe_2T2R(opt2)		
Date:	Thursday, November 03, 2022	Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	45	of	54


CODEC ES8388



EARPHONE





Analog MIC




Rockchip Confidential
Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF				
File:	70.Audio Codec				
Date:	Friday, November 04, 2022			Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet	46 of 54


CODEC ALC5651




EARPHONE



Analog MIC




DIGITAL MIC




Rockchip Confidential
Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF		
File:	71.Audio Codec(opt)		
Date:	Friday, November 04, 2022	Rev:	V12
Designed by:	Joseph	Reviewed by:	Default
Sheet:	47	of	54

Loopback




Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF		
File:	72.Audio-Loopback		
Date:	Thursday, November 03, 2022		Rev: V12
Designed by:	Joseph	Reviewed by: <Checker>	Sheet: 48 of 54


SPK PA (Default)



SPK PA (OPTION)



DMIC Array




Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF			
File:	77.Audio-DMIC Array			
Date:	Thursday, November 03, 2022		Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet: 50 of 54


Gyroscope+G-sensor



Ambient Light+Proximity Sensor



HALL SENSOR




Rockchip Confidential

Rockchip Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF			
File:	90.Sensor			
Date:	Monday, November 07, 2022		Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet: 51 of 54


KEY Array

«SARADC_VIN1_KEY/RECOVERY



Maskrom Key

«SARADC_VIN0_BOOT




Note:

If BOOT_SARADC_IN0=0V after power-on reset, then system will enter into Maskrom mode.


Reset_Key

«RESET_L



PWR_Key

«PWRON_L





Rockchip Confidential
Rockchip Electronics Co., Ltd


Project:	RK3588S_Tablet_REF		
File:	92.KEY Array		
Date:	Thursday, November 03, 2022	Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>
Sheet:	52 of 54		

UART Debug

UART2_TX_M0
UART2_RX_M0




Rockchip Confidential


Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF				
File:	93.UART Debug				
Date:	Thursday, November 03, 2022			Rev:	V12
Designed by:	Joseph	Reviewed by:	<Checker>	Sheet:	53 of 54


PCB Mark Point




Mechanical Hole




Heatsink



Shield



Rockchip Confidential



Rockchip Electronics Co., Ltd

Project:	RK3588S_Tablet_REF		
File:	99.Mark/Heatsink		
Date:	Thursday, November 03, 2022		Rev: V12
Designed by:	Joseph	Reviewed by:	<Checker>
		Sheet:	54 of 54