SNOWLeo V1.0

PAGE1	00	TOP
PAGE2	01	FPGA_BANK0
PAGE3	02	FPGA_BANK13_NC
PAGE4	03	FPGA_BANK34_35
PAGE5	04	FPGA_BANK500_501
PAGE6	05	FPGA_BANK502
PAGE7	06	FPGA_POWER
PAGE8	07	DDR3L
PAGE9	08	FLASH
PAGE10	09	LAN
PAGE11	10	USB
PAGE12	11	PIO
PAGE13	12	HDMI
PAGE14	13	CMOS_CON
PAGE15	14	CONFIG
PAGE16	15	SYS POWER



power on sequence
1 ISL8014A->1.0V
2 LM26420->1.8V,1.5V

V3 Technology（Beijing）Ltd			
Title: SNOWLeo			
Size: A4	Document Number: 00 TOP		Rev: V1.0
Date: Tuesday, May 27, 2014	Sheet 1 of 16		







Title	V3 Technology（Beijing）Ltd SNOWLeo	
Size A4	Document Number 01 FPGA_BANK0	Rev V1.0
Date: Tuesday, May 27, 2014	Sheet 2 of 16	



V3 Technology（Beijing）Ltd		
Title: SNOWLeo		
Size: A4	Document Number: 02 FPGA_BANK13_NC	Rev: V1.0
Date: Tuesday, May 27, 2014	Sheet 3 of 16	



Title	V3 Technology（Beijing）Ltd SNOWLeo	
Size A4	Document Number 03 FPGA_BANK34_35	Rev V1.0
Date: Tuesday, May 27, 2014	Sheet 4 of 16	

Title	V3 Technology（Beijing）Ltd SNOWLeo		
Size A4	Document Number 04 FPGA_BANK500_501		Rev V1.0
Date: Tuesday, May 27, 2014	Sheet 5 of 16		



PS_DDR3_DQ[31:0] — PS_DDR3_DQ[31:0] 8

PS_DDR3_DQS3_N — PS_DDR3_DQS3_N 8
PS_DDR3_DQS3_P — PS_DDR3_DQS3_P 8
PS_DDR3_DQS2_N — PS_DDR3_DQS2_N 8
PS_DDR3_DQS2_P — PS_DDR3_DQS2_P 8
PS_DDR3_DQS1_N — PS_DDR3_DQS1_N 8
PS_DDR3_DQS1_P — PS_DDR3_DQS1_P 8
PS_DDR3_DQS0_N — PS_DDR3_DQS0_N 8
PS_DDR3_DQS0_P — PS_DDR3_DQS0_P 8
PS_DDR3_DM[3:0] — PS_DDR3_DM[3:0] 8

PS_DDR3_RAS_B — PS_DDR3_RAS_B 8
PS_DDR3_CAS_B — PS_DDR3_CAS_B 8
PS_DDR3_WE_B — PS_DDR3_WE_B 8
PS_DDR3_CKE — PS_DDR3_CKE 8
PS_DDR3_CS_B — PS_DDR3_CS_B 8
PS_DDR3_ODT — PS_DDR3_ODT 8
PS_DDR3_CLK_N — PS_DDR3_CLK_N 8
PS_DDR3_CLK_P — PS_DDR3_CLK_P 8
PS_DDR3_RESET_B — PS_DDR3_RESET_B 8

PS_DDR3_BA[2:0] — PS_DDR3_BA[2:0] 8
PS_DDR3_A[14:0] — PS_DDR3_A[14:0] 8

Title	V3 Technology（Beijing）Ltd SNOWLeo	
Size A4	Document Number 05 FPGA_BANK502	Rev V1.0
Date: Tuesday, May 27, 2014	Sheet 6 of 16	


5
4
3
2
1
D
C
B
A
U1-9
1.0V
VCCINT
VCCINT1
VCCINT2
VCCINT3
VCCINT4
VCCINT5
VCCINT6
VCCINT7
VCCINT8
VCCINT9
VCCPINT
VCCPINT1
VCCPINT2
VCCPINT3
VCCPINT4
VCCPINT5
VCCPINT6
BRAM
VCCBRAM1
VCCBRAM2
G13
H12
J13
K12
L13
M12
N13
P12
R13
G7
J7
L7
N7
P8
R7
G11
H10
XC7Z010CLG400
U1-10
1.8V
VCCAUX
VCCAUX1
VCCAUX2
VCCAUX3
VCCAUX4
VCCAUX5
VCCAUX6
VCCPAUX
VCCPAUX1
VCCPAUX2
VCCPAUX3
VCCPAUX4
VCCPAUX5
PLL
VCCPLL
J11
L11
N9
P10
R9
N11
G9
F8
H8
K8
M8
G8
VCCPLL
XC7Z010CLG400
U1-11
3.3V
VCCO_PL
VCCO_0
VCCO_13_1
VCCO_13_2
VCCO_13_3
VCCO_13_4
VCCO_34_1
VCCO_34_2
VCCO_34_3
VCCO_34_4
VCCO_34_5
VCCO_34_6
VCCO_35_1
VCCO_35_2
VCCO_35_3
VCCO_35_4
VCCO_35_5
VCCO_35_6
K6
T8
U11
W7
Y10
N19
R15
T18
V14
W17
Y20
C19
F18
H14
J17
K20
M16
XC7Z010CLG400
U1-12
3.3V
VCCO_PS
VCCO_MIO0_500_1
VCCO_MIO0_500_2
VCCO_MIO1_501_1
VCCO_MIO1_501_2
VCCO_MIO1_501_3
VCCO_MIO1_501_4
VCCO_DDR_502_1
VCCO_DDR_502_2
VCCO_DDR_502_3
VCCO_DDR_502_4
VCCO_DDR_502_5
VCCO_DDR_502_6
VCCO_DDR_502_7
VCCO_DDR_502_8
VCCO_DDR_502_9
VCCO_DDR_502_10
PS_DDR_VREF0_502
PS_DDR_VREF1_502
B6
D7
A13
B16
D12
E15
A3
D2
E5
G1
H4
L3
P2
R5
U1
V4
H6
P6
VCCO_MIO
1.35V
VTTVREF
XC7Z010CLG400
U1-8
GND
L18
M1
M7
M11
M13
N4
N8
N10
N12
N14
P7
P9
P11
P13
P17
R8
R12
R20
T3
T7
T13
U6
U16
V9
V19
W2
W12
Y5
Y15
GND1
GND31
GND32
GND33
GND34
GND35
GND36
GND37
GND38
GND39
GND40
GND41
GND42
GND43
GND44
GND45
GND46
GND47
GND48
GND49
GND50
GND51
GND52
GND53
GND54
GND55
GND56
GND57
GND58
GND59
GND2
GND3
GND4
GND5
GND6
GND7
GND8
GND9
GND10
GND11
GND12
GND13
GND14
GND15
GND16
GND17
GND18
GND19
GND20
GND21
GND22
GND23
GND24
GND25
GND26
GND27
GND28
GND29
GND30
A8
A18
B1
B11
C4
C14
K11
D17
E10
E20
F3
F7
G10
G12
G16
H7
H9
H11
H13
H19
J2
J8
J12
K5
K7
C9
K13
K15
L8
L12
XC7Z010CLG400
DGND
VCCINT
1.0V
ECF1
22uF
CF5
CF6
CF7
CF8
CF9
4.7uF
4.7uF
0.47uF
0.47uF
0.47uF
VCCAUX
1.8V
ECF4
22uF
CF12
CF16
CF17
4.7uF
0.47uF
0.47uF
VCCO0
3.3V
CF30
CF31
4.7uF
0.47uF
VCC_500
ECF9
22uF
CF54
CF53
CF55
4.7uF
0.47uF
0.47uF
VCCPINT
ECF2
22uF
CF13
CF14
CF15
CF10
CF11
CF19
CF20
CF22
4.7uF
4.7uF
4.7uF
0.47uF
0.47uF
0.47uF
0.47uF
0.47uF
VCCPAUX
ECF5
22uF
CF18
CF26
CF27
CF28
CF29
4.7uF
4.7uF
0.47uF
0.47uF
0.47uF
VCCO13
ECF6
22uF
CF35
CF34
CF36
CF32
CF33
4.7uF
4.7uF
4.7uF
0.47uF
0.47uF
VCCO_MIO
VCC_501
ECF10
22uF
CF58
CF57
CF56
CF59
CF60
4.7uF
4.7uF
0.47uF
0.47uF
0.47uF
VCCBRAM
ECF3
22uF
CF24
CF23
CF25
4.7uF
0.47uF
0.47uF
VCCPLL
FBF1
BLM21P221SN
CF21
4.7uF
VCCO34
ECF7
22uF
CF40
CF39
CF41
CF37
CF38
CF42
CF43
CF44
4.7uF
4.7uF
4.7uF
0.47uF
0.47uF
0.47uF
0.47uF
0.47uF
VCC_502
1.35V
ECF11
22uF
CF65
CF64
CF63
CF61
CF62
CF66
CF67
CF68
CF69
CF70
4.7uF
4.7uF
4.7uF
0.47uF
0.47uF
0.47uF
0.47uF
0.47uF
0.47uF
0.47uF
VCCO35
ECF8
22uF
CF47
CF48
CF49
CF45
CF46
CF50
CF51
CF52
4.7uF
4.7uF
4.7uF
0.47uF
0.47uF
0.47uF
0.47uF
0.47uF
VTTVREF
CF3
4.7uF
VTTVREF
CF4
0.47uF
V3 Technology（Beijing）Ltd
Title
SNOWLeo
Size
A4
Document Number
06 FPGA_POWER
Rev
V1.0
Date:
Tuesday, May 27, 2014
Sheet
7
of
16


1.35V
UM1
MT41K128M16JT
VTTVREF
DGND
VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VREFCA
VREFDQ
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSSQ1
VSSQ2
VSSQ3
VSSQ4
VSSQ5
VSSQ6
VSSQ7
VSSQ8
VSSQ9
NC1
NC2
NC3
NC4
NC5
CS#
WE#
RAS#
CAS#
CK
CK#
CKE
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14_NC6
BA0
BA1
BA2
RST#
ODT
LDM
UDM
LDQS
LDQS#
UDQS
UDQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
ZQ
PS_DDR3_CS_B
PS_DDR3_WE_B
PS_DDR3_RAS_B
PS_DDR3_CAS_B
PS_DDR3_CLK_P
PS_DDR3_CLK_N
PS_DDR3_CKE
PS_DDR3_A0
PS_DDR3_A1
PS_DDR3_A2
PS_DDR3_A3
PS_DDR3_A4
PS_DDR3_A5
PS_DDR3_A6
PS_DDR3_A7
PS_DDR3_A8
PS_DDR3_A9
PS_DDR3_A10
PS_DDR3_A11
PS_DDR3_A12
PS_DDR3_A13
PS_DDR3_A14
PS_DDR3_BA0
PS_DDR3_BA1
PS_DDR3_BA2
PS_DDR3_RESET_B
PS_DDR3_ODT
PS_DDR3_DM0
PS_DDR3_DM1
PS_DDR3_DQS0_P
PS_DDR3_DQS0_N
PS_DDR3_DQS1_P
PS_DDR3_DQS1_N
PS_DDR3_DQ0
PS_DDR3_DQ1
PS_DDR3_DQ2
PS_DDR3_DQ3
PS_DDR3_DQ4
PS_DDR3_DQ5
PS_DDR3_DQ6
PS_DDR3_DQ7
PS_DDR3_DQ8
PS_DDR3_DQ9
PS_DDR3_DQ10
PS_DDR3_DQ11
PS_DDR3_DQ12
PS_DDR3_DQ13
PS_DDR3_DQ14
PS_DDR3_DQ15
RM4
240
UM2
PS_DDR3_DM2
PS_DDR3_DM3
PS_DDR3_DQS2_P
PS_DDR3_DQS2_N
PS_DDR3_DQS3_P
PS_DDR3_DQS3_N
PS_DDR3_DQ16
PS_DDR3_DQ17
PS_DDR3_DQ18
PS_DDR3_DQ19
PS_DDR3_DQ20
PS_DDR3_DQ21
PS_DDR3_DQ22
PS_DDR3_DQ23
PS_DDR3_DQ24
PS_DDR3_DQ25
PS_DDR3_DQ26
PS_DDR3_DQ27
PS_DDR3_DQ28
PS_DDR3_DQ29
PS_DDR3_DQ30
PS_DDR3_DQ31
RM5
PS_DDR3_DQ[31:0]
PS_DDR3_DQS3_N
PS_DDR3_DQS3_P
PS_DDR3_DQS2_N
PS_DDR3_DQS2_P
PS_DDR3_DQS1_N
PS_DDR3_DQS1_P
PS_DDR3_DQS0_N
PS_DDR3_DQS0_P
PS_DDR3_DM[3:0]
PS_DDR3_RAS_B
PS_DDR3_CAS_B
PS_DDR3_WE_B
PS_DDR3_CKE
PS_DDR3_CS_B
PS_DDR3_ODT
PS_DDR3_CLK_N
PS_DDR3_CLK_P
PS_DDR3_RESET_B
PS_DDR3_BA[2:0]
PS_DDR3_A[14:0]
RM1
RM2
RM3
10K
80.6
CM1
CM2
CM3
CM4
CM5
CM6
CM7
CM8
CM9
CM10
CM11
CM12
CM13
CM14
CM15
CM16
CM17
CM18
CM19
CM20
CM21
CM22
CM23
CM24
CM25
CM26
CM27
CM28
CM29
CM30
CM31
CM32
CM33
CM34
CM35
CM36
CM37
CM38
0.47uF
4.7uF
ECM1
ECM2
ECM3
ECM4
ECM5
ECM6
22uF
V3 Technology（Beijing）Ltd
SNOWLeo
07 DDR3L
Size
A4
Document Number
Rev
V1.0
Date:
Tuesday, May 27, 2014
Sheet
8
of
16



Title	V3 Technology（Beijing）Ltd SNOWLeo
Size	A4
Document Number	08 FLASH
Rev	V1.0
Date:	Tuesday, May 27, 2014
Sheet	9 of 16


UL1-1
UL1-2 88E1116R
88E1116R
JL1
HR911130C
确认网口原理图连接
V3 Technology（Beijing）Ltd
SNOWLeo
09 LAN
V1.0
Tuesday, May 27, 2014
Sheet 10 of 16



Title	V3 Technology（Beijing）Ltd		
	SNOWLeo		
Size A4	Document Number 10 USB		Rev V1.0
Date: Tuesday, May 27, 2014		Sheet 11 of 16	



Title	V3 Technology（Beijing）Ltd
	SNOWLeo
Size A4	Document Number 11 PIO
Rev	V1.0
Date: Tuesday, May 27, 2014	Sheet 12 of 16



V3 Technology（Beijing）Ltd			
Title	SNOWLeo		
Size A4	Document Number 12 HDMI		Rev V1.0
Date: Tuesday, May 27, 2014	Sheet 13 of 16		



V3 Technology（Beijing）Ltd		
Title	SNOWLeo	
Size A	Document Number 13 CMOS_CON	Rev V1.0
Date: Tuesday, May 27, 2014	Sheet 14 of 16	



	MIO[6]	MIO[5]	MIO[4]	MIO[3]
JTAG		0	0	0
NAND		0	1	0
SD		1	1	0
PLL Used	0			
PLL Bypassed	1			

MIO Bank1 Voltage
MIO8 0 2.5 V, 3.3 V
MIO8 1 1.8 V

Title	V3 Technology（Beijing）Ltd SNOWLeo		
Size A4	Document Number 14 CONFIG		Rev V1.0
Date: Tuesday, May 27, 2014	Sheet 15 of 16		



Title	V3 Technology（Beijing）Ltd SNOWLeo	
Size A4	Document Number 15 SYS POWER	Rev V1.0
Date: Tuesday, May 27, 2014	Sheet 16 of 16	