TR MIPS32 Enhanced SIMD Architecture for Designers

Instruction Set Architecture Reference

Revision 2.1 April 25, 2019

Reed Ellison 015290260 Thomas Nguyen 016238935

> CECS 440 April 23, 2019

Table of Contents

I. Purpose	6
II. Instruction Set Architecture	7
A. Harvard Memory Architecture and Organization	7
B: Processor Register Set	8
Reserved Special Registers	8
2. The Program Counter	9
3. Status Flags Register	9
C. Data Types	10
D. Addressing Modes	10
1. Immediate Address Mode (16-bit and 26-bit)	10
2. Register Address Mode	11
Register Indirect Address Mode	12
E. Instruction Set Abbreviations and Format Descriptions	13
1. Format Field Meaning	15
2. Purpose Field Meaning	15
3. Description Field Meaning	15
Restriction Field Meaning	16
5. Example Field Meaning	16
6. Vector Type Operations	17
F. Instruction Set and Binary Instruction Formats	20
Instruction Set Summary List by Category	20
2. Instruction Set R-Type List	24
ADD	24
ADDU	26
AND	27
BREAK	28
CLR	29
DIV	30
JR	32
MFHI	33
MFLO	34
MOV	35
MULT	36
NOP	38
NOR	39

OR	40
ROTL	41
ROTR	42
SETIE	43
SLL	44
SLT	45
SLTU	46
SRA	47
SRL	48
SUB	49
SUBU	50
XOR	51
3. Instruction Set I-Type List	52
ADDI	53
BEQ	55
BGTZ	56
BLEZ	57
BNE	58
LUI	59
LW	60
ORI	61
SLTI	62
SW	64
XORI	65
4. Instruction Set J-Type List	66
J	66
Jal	68
5. Instruction Set Enhanced List	69
INPUT	70
OUTPUT	71
POP	72
PUSH	73
RETI	74
SIMD8	75
SIMD16	76
"E_KEY"	77
ADD8	79
ADD16	80
AND8	81

AND16	82
DIV8	83
DIV16	85
MULT8	87
MULT16	89
NOR8	91
NOR16	92
OR8	93
OR16	94
ROTL8	95
ROTL16	96
ROTR8	97
ROTR16	98
SLL8	99
SLL16	100
SRA8	101
SRA16	102
SRL8	103
SRL16	103
SUB8	104
SUB16	106
XOR8	106
XOR16	107
III. Verilog Implementation, Design and Verification	109
A. Top Level - Source Code	109
B. Verilog Modules	112
C. Memory Modules	191
1. Memory Module 01	191
2. Memory Module 02	193
3. Memory Module 03	194
4. Memory Module 04	195
5. Memory Module 05	196
6. Memory Module 06	197
7. Memory Module 07	199
8. Memory Module 08	201
9. Memory Module 09	203
10. Memory Module 10	205
11. Memory Module 11	207

V. Additional Discussion and Comments	342
IV. Hardware Implementation	235
16. Memory Module 15 Vector_3 Results	234
16. Memory Module 15 Vector_2 Results	233
15. Memory Module 15 Vector Results	232
14. Memory Module 14 Results	231
13. Memory Module 13 Results	230
12. Memory Module 12 Results	229
11. Memory Module 11 Results	228
10. Memory Module 10 Results	227
9. Memory Module 09 Results	226
8. Memory Module 08 Results	225
7. Memory Module 07 Results	224
6. Memory Module 06 Results	223
5. Memory Module 05 Results	222
4. Memory Module 04 Results	221
3. Memory Module 03 Results	220
2. Memory Module 02 Results	219
1. Memory Module 01 Results	218
D. Annotated Memory Modules	218
17. Memory Module 15 Vector 3	217
16. Memory Module 15 Vector 2	216
15. Memory Module 15 Vector	215
14. Memory Module 14	213
13. Memory Module 13	211
12. Memory Module 12	209

I. Purpose

The purpose of this reference manual is to detail the operation and functions of the Instruction Set Architecture of the MIPS SIMD Processor. Within this document, the design of the processor, including its registers, functions, memory structure, instruction set, data types, and data paths. As a modified MIPS processor, most of the design choices are based on the general MIPS processor including most of the instructions, registers, and data/control paths and then the additional SIMD vector instructions and data. Within this processor are 32 general purpose 32-bit registers for storing and holding data. Two external memories can also be accessed through various Addressing Modes which are used to take in additional data. One external memory is for data registers and the other is for I/O memory. Through those various Addressing Modes, the MIPS SIMD processor will be able to handle input and output by using interrupt service routine (ISR) and loading and storing to the I/O memory. The MIPS32 SIMD will be able to handle vector based instructions and data. The types of vector it utilize are 4-byte and 2-word vectors. The MIPS SIMD will be able to use and switch between standard 32-bits and then the 8-bits and 16-bits modes at any time.

II. Instruction Set Architecture

A. Harvard Memory Architecture and Organization

The MIPS uses the Harvard memory architecture that has separate 32-bit address instructions and data memories. Each memory are "byte addressable" where each of the memory location holds one byte. The 32-bit address space holds a minimum of 1kB words from 0h to 3FFh for running code simulations. The 32-bit memory operands are stored in four consecutive memory locations in a "big endian" format. This format means that the most significant 8-bits are stored in a lower address and the least significant 8-bits are stored at a higher address.




Figure 1.1 Big Endian Format

B: Processor Register Set

These are the 32 available general purpose 32-bit registers. 6 of the 32 registers have restricted and special use and are not to be freely modified in a regular instruction. The remaining registers are free to be use in any manner.

Number	Name	Description
0	\$zero	Constant 0 (Hardware)
1	\$at	Reserved for assembler
2 - 3	\$v0 - \$v1	Expression evaluation and function results
4 - 7	\$a0 - \$a3	Arguments
8 - 15	\$t0 - \$t7	Temporary
16 - 23	\$s0 - \$s7	Saved on subroutines
24 - 25	\$t8 - \$t9	Temporary (continued)
26 - 27	\$k0 - \$k1	Reserved for OS kernel
28	\$gp	Pointer to global area
29	\$sp	Stack pointer
30	\$fp	Frame pointer
31	\$ra	Return address (Hardware)

1. Reserved Special Registers

\$zero: This register has a constant 0 and cannot be modified.

\$at: This is used by the assembler for expanding pseudocode instructions.

\$gp: Points to a global area and should not be commonly used.

\$sp: Points to the top of the stack

\$fp: Points to the bottom of the stack frame.

\$ra: Stores the address of the instruction after a CALL.

2. The Program Counter

The 32-bit program counter (PC) contains the current address of the next instruction to be fetched. Every time an instruction is executed, the PC will increment by 4. The reason for this increment is because the MIPS is 32-bits and all addresses are by a multiple of 4. The PC can be modified through I-Type and J-Type instructions.

3. Status Flags Register

The 5-bit status flag register holds the status of the current program. Instructions that have an affect on the status flags will modify this register and set or clear one or more of the bits inside the register.

Figure 1.2 Status Flag Register

5				0
IE	С	V	N	Z

The status flag register consists of the following: Interrupt Enable (IE), Carry (C), Overflow (V), Negative (N) and Zero (Z) flags.

- The IE flag can be set when the user wants there to be interrupts in their program
- The C flag will only be set when an instruction's result has a carry-out.
- The V flag will only be set when the results of an instruction exceeded the 32-bit and cannot be expressed correctly do to this overflow.
- The N flag will only be set when the results is negative and never during unsigned operations.
- The Z flag will be set when the results of an instruction is zero.

C. Data Types

The 32-bit MIPS processor has two data types. It uses signed and unsigned integers. The values are all 32-bit wide. No instruction bits exceed 32-bits. Results are all 32-bits with the exception of MULT and DIV instructions in which their 64-bit results are split where it has an upper and lower 32-bit value. The upper bits are stored in a 32-bit register HI while the lower bits are stored in a 32-bit register LO.

Every instruction uses signed integers except for ADDU, SLTU, SUBU and SLTIU. Unsigned instructions do not update the N status flag.

An additional vector type mode allows the 32-bit MIPS to utilize two extra data types of vector 4-bytes and vector 2-word. MULT and DIV instruction work in a similar way. For a vector 4-byte, MULT8 will result in a product two-word values. DIV8 will result in a vector of 4-byte quotient and remainder where the values are stored in the same respective HI and LO registers. MULT16 will result in a product of 32-bit or doubleword. DIV16 will work in the same way as DIV8 but being 2-word vectors.

D. Addressing Modes

The MIPS contains three addressing modes that affect the instructions that it contains. The three types of addressing modes are Immediate, Register and Register Indirect.

1. Immediate Address Mode (16-bit and 26-bit)

This addressing mode is used by I-Type and J-Type instructions. The immediate values for I-Types are 16-bit signed values located at the lower 16-bits of the instruction. The immediate values for J-Types are a 26-bit signed value located at the lower 26-bits of the instruction. The immediate offsets value can be used to add or use a number to modify a value inside a register or do jumps and branches.

Unlike other instructions, instruction types of the branch and jump variant have target addresses that are word aligned.

Branch instructions take their 16-bit immediate field and sign-extend the MSB to create a 32-bit while shifting to the left by 2.

The jump instructions' 26-bit immediate field has an absolute address formed by concatenating the first two low-order bits to create a 28-bit address and concatenating the upper 4 bits of the current PC to create the 32-bit address. See Figure 2.1 Jump Concatenating

An example of an immediate address would be ADDI

 $rt \leftarrow rs + imm16$




Figure 2.1 Jump Concatenating

2. Register Address Mode

The most commonly use addressing mode. The R-Type instruction use this addressing mode to do their tasks. Most of the arithmetic instructions use this mode as well. This takes two source registers or operands and modifies the register and then stores the result into a destination register rd. An example would be the ADD instruction.

$$rd \leftarrow rs + rt$$

3. Register Indirect Address Mode

Register Indirect mode is only used by instructions load, store and jump. The instructions access memory from the location of an immediate offset value + address value at the source register rs.

- Load will use the memory at that location and load it into the destination register rt.
- Store will take the address value at the destination register rt and store it into the memory location.
- Jump will take the memory at that location and add it to the PC.

E. Instruction Set Abbreviations and Format Descriptions

Encoded constant and variable field for the R-Type are in order of the:

Op code, source register "rs", source register "rt", destination register "rd", shift amount (shamt), and function code.

The Figure 2.2 shows an example of an instruction description for R-Type Instructions.

Figure 2.2 Instruction Description Example (R-Type Format)

Е	xamp	le I	nstı	ruction	Nar	ne							
3	1	26	25	21	20	16	15	1	1 10	(3 5	5	0
	0x00			rs		rt		rd		0		0x00	

Format: EXAMPLE rd, rs, rt

This is the Assembler format for the instruction.

Purpose: Example Instruction Name

Short description of what the instruction does.

Description: rd ← rs Example Op rt

Describes the operation of the instruction in detail by explaining what is happening in the table. It goes into further depth that would be impossible to detail on the operations page.

Restrictions:

Details what limitation the instructions has. This can range from values on the instruction fields, the registers it uses or can't use, operand values, operand formats and access to memory addresses.

Example:

This section shows how the instruction is used in an example and what effects it has after it is executed.

Encoding fields that are compiled with hexadecimal values in order for the machine to read.

Abbreviation					Meaning									
rs							Source Register/Operand 1							
rt								Sour	ce Register	Operand	2/Destin	ation	for I-T	ype
rd								Dest	ination Reg	ister				
shaı	nt							Shif	t Amount					
fs								Func	ction Select					
opc								Opco	ode					
Imn	nediate							16-b	it Offset Va	lue				
26-1	oit ADD	RES	S					PC -	- (20-bit Off	fset Value	<u>.</u>			
								1						
31		26	25		21	20	16	15	11	10	6	5		0
	0x00			rs			rt		rd	sha	mt		fs	
							R- 7	Гуре		ı		ı		
31		26	25		21	20	16	15						0
	opc			rs			rt			Imme	diate			
							I-T	ype						
31		26	25											0
	opc							26-bit	ADDRESS	\$				
							J-7	ype						
31		26	25		21	20	16	15	11	10	6	5		0
	0x2C			rs			rt		rd	sha	mt		fs	
							Vector-T	ype 8-	bits					
31		26	25		21	20	16	15	11	10	6	5		0
	0x2C			rs			rt Vector-Tr		rd	sha	mt		fs	

Vector-Type 16-bits

1. Format Field Meaning

This is the assembler format for a specific instruction. This is for user use when they want to do a specific instruction. This makes it easier for the user to understand what they are trying to do as the machine sees only in binary.

Figure 2.2 Format Field Example (DIV)

Format: div rs, rt

2. Purpose Field Meaning

This field gives the full name of the instruction and a short description of what it does.

Figure 2.3 Purpose Field Example (DIV)

Purpose: Division

Divides two 32-bit registers and stores the results into two other 32-bit registers named hi and lo.

3. Description Field Meaning

This field gives a more in depth description of what the instruction does in case a one line description does not explain enough of what the instruction does. This also tells how the instruction is used and what it does with the registers and operands.

Figure 2.4 Description Field Example (DIV)

Description: $rs \div rt$

 $lo \leftarrow quotient$

hi ← remainder

The 32-bit register rs is the numerator and the 32-bit register rt is the denominator. They are divided and results in a 64 bit value that is split into two parts: the quotient and the remainder. The quotient is loaded into the 32-bit register *lo* and the remainder is loaded into the 32-bit register *hi*. Status flags (C, V, N, Z) are checked and updated depending on results. The negative flag is dependent on the quotient or lower 32-bits.

The description starts by showing the RTL code and then is followed by a body of text. Inside the body of text explains what is going on in the instruction and at the end it will tell the changes to specific status flags are specified in this field if they are necessary.

4. Restriction Field Meaning

This field tells what limitations or restrictions an instruction has. Some instructions are incapable of doing specific things and others have no limitations.

Restrictions have specific categories:

- Valid values for the instruction fields
- Valid values for the operands
- Valid operand formats
- Valid memory access types

Figure 2.5 Restriction Field Example (DIV)

Restrictions:

If the register rt contains a value of 0, the results will be undefined.

5. Example Field Meaning

This field shows exactly how a specific instruction is used and the effects it has on the register it modifies.

Figure 2.6 Example Field Example (DIV)

Assembly	Machine Code
div r1, r5	000000_00001_00101_00000_00000_011010
div r7, r4	000000_00111_00001_00000_00000_011010

Operand Values	Result
r1 = 0x0000020D r5 = 0xFFFFFE3	hi = 0x00000003 lo = 0xffffffee c=x, v=x, n=1, z=0
r7 = 0xFFFFFF9D r4 = 0xFFFFFF9C	hi = 0xFFFFFF9D lo = 0x00000000 c=x, v=x, n=0, z=1

6. Vector Type Operations

Vector-Type consists of two types: 8-bit and 16-bit. This type of operations makes use of unsigned integers. The 32-bit register represents the vector of either the 4-bytes or 2-words. When doing operations, each byte or word of one operand will only do the operation with the same corresponding index byte or word of the other operand. A different case happens when doing DIV/MULT instructions. Upper 16-bits operations are loaded into the HI register and lower 16-bits are loaded into the LO register. The process can be seen below.

4-Byte Vector Operation Operand 1 25 21 8 7 0 31 16 15 **A**1 A2 A3 A4 Operand 2 31 25 21 16 15 8 7 0 B1 **B4** B2B3 Destination 31 25 21 16 15 8 7 0 A1 op B1 A2 op B2 A3 op B3 A4 op B4 **2-Word Vector Operation** Operand 1 31 16 15 0 **A**1 A2 Operand 2 31 0 16 15 B1 B2 Destination 31 16 15 0 A1 op B1 A2 op B2

4-Byte Vector Op	<u>oeration</u>	For Multiply					
Operand 1							
31	25	21	16	15	8	7	0
A1		A2			A3	A4	
							<u> </u>
Operand 2							
31	25	21	16	15	8	7	0
B1		B2			B3	B4	
HI Register							
31			16	15			0
	Proc	duct1			Prod	uct2	
LO Register							
31			16	15			0
	Proc	duct3			Prod	uct4	
L				1			
2-Word Vector O	<u>peratio</u>	n For Multiply					
Operand 1							
31			16	15			0
	A	A 1			A	2	
Operand 2							
31			16	15			0
	E	31			В	2	
HI Register							
31							0
			Proc	luct1			
<u> </u>							
LO Register							
31							0
			Proc	luct2			

4-Byte Vector Operation For Division Operand 1 31 0 25 21 16 15 8 7 **A**1 A2 A3 A4 Operand 2 31 25 21 16 15 8 7 0 B1 B2 В3 B4 HI Register 31 25 21 16 15 8 7 0 Remainder1 Remainder2 Remaind3 Remainder4 LO Register 31 25 21 16 15 8 7 0 Quotient1 Quotient3 Quotient4 Quotient2 **2-Word Vector Operation For Division** Operand 1 31 16 15 0 A2 **A**1 Operand 2 31 16 15 0 B1 B2 HI Register 31 0 16 15

16 15

Remainder1

Quotient1

LO Register

31

0

Remainder2

Quotient2

F. Instruction Set and Binary Instruction Formats

This section provides details on understanding the constructs of the instruction descriptions found for the instruction set format.

1. Instruction Set Summary List by Category

The next sections list MIPS instructions grouped by category type and provide additional information about how each instruction work and how they are used according to their type in alphabetical order.

The MIPS instruction set contains the following types of instructions: R-Type (Table 3.1), I-Type (Table 3.2), J-Type (Table 3.3), Enhanced (Table 3.4).

Table 3.1 MIPS R-Type Instructions

Name	Instruction Description
add	Addition (Signed)
addu	Addition (Unsigned)
and	Logical AND
<u>break</u>	Break
clr	Clear
div	Division
jr	Jump Register
<u>mfhi</u>	Move from Hi
mflo	Move from Lo
mov	Move
mult	Multiply
nop	No Operation
nor	Logical NOT OR
<u>or</u>	Logical OR
rotl	Rotate Left

Table 3.1 MIPS R-Type Instructions (Continued)

rotr	Rotate Right			
setie	Set Interrupt Enable			
<u>sll</u>	Shift Left Logical			
slt	Set Less Than			
sltu	et Less Than (Unsigned)			
<u>sra</u>	Shift Right Arithmetic			
<u>srl</u>	Shift Right Logical			
sub	Subtraction (Signed)			
subu	Subtraction (Unsigned)			
xor	Logical Exclusive OR			

Table 3.2 MIPS I-Type Instructions

Name	Instruction Description			
<u>addi</u>	ADD Immediate			
<u>andi</u>	AND Immediate			
<u>beq</u>	Branch if Equal			
blez	Branch if Less than or Equal to Zero			
<u>bgtz</u>	Branch if Greater than Zero			
<u>bne</u>	Branch if Not Equal			
<u>lw</u>	Load Word			
<u>lui</u>	Load Upper Immediate			
ori	OR Immediate			
slti	Set Less than Immediate			
sltiu	Set Less than Immediate (Unsigned)			
<u>sw</u>	Store Word			
<u>xori</u>	XOR Immediate			

Table 3.3 MIPS J-Type Instructions

Name	Name Instruction Description		
i	Jump		
<u>jal</u>	Jump and Link		

Table 3.4 MIPS Enhanced Instructions

Name	Instruction Description			
input	Load Register from I/O			
output	Store Register to I/O			
pop	Load from stack pointer			
push	Store to stack pointer			
<u>reti</u>	Return from Interrupt			
simd8	8-bit Vector Type			
simd16	16-bit Vector Type			
<u>"e_key"</u>	Reserved			

Table 3.5 MIPS Vector-Type Instructions

Name	Instruction Description		
add8	Vector Addition of 8-bit values		
<u>add16</u>	Vector Addition of 16-bit values		
and8	Vector Logical AND of 8-bit values		
<u>and16</u>	Vector Logical AND of 16-bit values		
div8	Vector Division of 8-bit values		
div16	Vector Division of 16-bit values		
mult8	Vector Multiply of 8-bit values		
mult16	Vector Multiply of 16-bit values		
nor8	Vector Logical Not OR of 8-bit values		

Table 3.5 MIPS Vector-Type Instructions (Continued)

Name	Instruction Description			
nor16	Vector Logical Not OR of 16-bit values			
or8	Vector Logical OR of 8-bit values			
<u>or16</u>	Vector Logical OR of 16-bit values			
rotl8	Vector Rotate Left of 8-bit values			
rotl16	Vector Rotate Left of 16-bit values			
rotr8	Vector Rotate Right of 8-bit values			
rotr16	Vector Rotate Right of 16-bit values			
<u>s118</u>	Vector Shift Left Logical of 8-bit values			
<u>sll16</u>	Vector Shift Left Logical of 16-bit values			
sra8	Vector Shift Right Arithmetic of 8-bit values			
<u>sra16</u>	Vector Shift Right Arithmetic of 16-bit values			
<u>sr18</u>	Vector Shift Right Logical of 8-bit values			
<u>sr116</u>	Vector Shift Right Logical of 16-bit values			
sub8	Vector Subtraction of 8-bit values			
<u>sub16</u>	Vector Subtraction of 16-bit values			
<u>xor8</u>	Vector Logical Exclusive OR of 8-bit values			
<u>xor16</u>	Vector Logical Exclusive OR of 16-bit values			

2. Instruction	Set R-Type	List
----------------	------------	------

ADD

31	26	25 21	20	16	15	11	10	6	5	0
(0x00	rs	rt		rd		0		0x20	

Format: add rd, rs, rt

Purpose: Signed Addition

Signed addition of two registers and storing result in the destination register

Description: $rd \leftarrow rs + rt$

The 32-bit source registers rs and rt are added together and their results are stored in the 32-bit destination register rd. Status flags (C, V, N, Z) are checked and updated depending on results.

Restrictions:

None

Assembly	Machine Code
add r4, r1, r5	000000_00001_00101_00100_00000_100000
add r8, r7, r4	000000_00111_00001_01000_00000_100000

Operand Values	Result
$r1 = 0 \times 0000020D$ $r5 = 0 \times FFFFFE3$	r4 = 0x000001F0 c=1, v=0, n=0, z=0
r7 = 0xFFFFFF9D r4 = 0xFFFFFF9C	r8 = 0xFFFFFF39 c=1, v=0, n=1, z=0

ADDU

31	26	25 21	20 16	15 11	10 6	5 0
	0x00	rs	rt	rd	0	0x21

Format: addu rd, rs, rt

Purpose: Unsigned Addition

Unsigned addition of two registers and storing result in the destination register

Description: $rd \leftarrow rs + rt$

The 32-bit source registers rs and rt are added together and their results are stored in the 32-bit destination register rd. Status flags (C, V and Z) are checked and updated depending on results. Negative status flag is unaffected by this instruction.

Restrictions:

rs and rt must be unsigned values

Assembly	Machine Code
addu r4, r1, r5	000000_00001_00101_00100_00000_100001
addu r8, r7, r4	000000_00111_00001_01000_00000_100001

Operand Values	Result
$r1 = 0 \times 0000020D$ $r5 = 0 \times FFFFFE3$	r4 = 0x000001F0 c=1, v=1, n=0, z=0
r7 = 0xFFFFFF9D r4 = 0xFFFFFF9C	r8 = 0xFFFFFF39 c=1, v=1, n=0, z=0

AND

31	26	25 21	20 16	15 11	10 6	5 0
	0x00	rs	rt	rd	0	0x24

Format: and rd, rs, rt

Purpose: Logical AND

Do a bitwise AND to two 32-bit and stores result into the destination 32-bit register

Description: $rd \leftarrow rs \& rt$

Doing a Logical AND, each bits of two 32-bit registers will either become 1s if both bits are 1s and 0s if they don't. The results of the rt and rs are then stored into the 32-bit register rd. Status flags (N and Z) are checked and updated depending on results.

Restrictions:

None

Assembly	Machine Code
and r9, r1, r5	000000_00001_00101_01001_00000_100100
and r12, r7, r4	000000_00111_00001_01100_00000_100100

Operand Values	Result
r1 = 0xF0F03C3C $r5 = 0xBF0FF5F5$	r9 = 0xB0003434 c=x, $v=x$, $n=1$, $z=0$
r7 = 0xA7F8F59D r4 = 0x41049CCC	r9 = 0x0100948C c=x, v=x, n=0, z=0

BREAK

	26 25 21	20 16	15 11	10 6	5 0
0x00	0	0	0	0	0x0D

Format: break

Purpose: Break

Terminates program and displays the contents of the registers and memory

Description:

This is used to terminate the current program and displays the contents of the registers and memory.

Restrictions:

None

Assembly	Machine Code
Break	000000_00000_00000_00000_00000_001101

CLR

31	26	25 21	20 16	15 11	10 6	5 0
	0x00	0	rt	0	0	0x06

Format: clear

Purpose: Clear

Clears content of register

Description: rt ← 32'h0

This clears the content of the register by setting contents of the register to 0.

Restrictions:

None

Assembly	Machine Code
clr r2	000000_00000_00010_00000_00000_000110

Operand Values	Result
r2 = 0xFFF5FFFF	$r2 = 0 \times 00000000$
	C=X, $V=X$, $n=X$, $Z=X$

DIV

31	26	25	21 2	20	16	15	11	10	6	5	0
	0x00	rs		rt			0	0		0x1A	

Format: div rs, rt

Purpose: Division

Divides two 32-bit registers and stores the results into two other 32-bit registers named *hi* and *lo*.

Description: $rs \div rt$

 $lo \leftarrow quotient$

 $hi \leftarrow remainder$

The 32-bit register rs is the numerator and the 32-bit register rt is the denominator. They are divided and results in a 64 bit value that is split into two parts: the quotient and the remainder. The quotient is loaded into the 32-bit register *lo* and the remainder is loaded into the 32-bit register *hi*. Status flags (N, Z) are checked and updated depending on results. The negative flag is dependent on the quotient or lower 32-bits.

Restrictions:

If the register rt contains a value of 0, the results will be undefined.

Assembly	Machine Code
div r1, r5	000000_00001_00101_00000_00000_011010
div r7, r4	000000_00111_00001_00000_00000_011010

Operand Values	Result
r1 = 0x0000020D r5 = 0xFFFFFE3	hi = 0x00000003 lo = 0xffffffee c=x, v=x, n=1, z=0
r7 = 0xFFFFFF9D r4 = 0xFFFFFF9C	hi = 0xFFFFFF9D lo = 0x00000000 c=x, v=x, n=0, z=1

Operand 1: R1 31 0 0x0000020D Operand 2: R5 31 0 0xFFFFFFE3 HI Register: Remainder 0 31 0x0000003 **LO Register: Quotient** 31 0 0xFFFFFFEE

JR

31	26	25 2	1 20	16 15	11	10 6	5 0	
	0x00	rs	0		0	0	0x08	

Format: div rs

Purpose: Jump Register

Unconditional jump to address stored in register rs

Description: $PC \leftarrow rs$

The value stored inside the 32-bit register rs is loaded into PC and then begins executing instructions at the new memory address. No status flags are updated.

Restrictions:

MIPS addresses increment/decrement by 4, so the lower bytes must be in multiples of 4 for the jump to work.

Assembly	Machine Code
jr r9	000000_01001_00000_00000_00000_001000
jr r7	000000_00111_00000_00000_00000_001000

Operand Values	Result			
r9 = 0xF0F03C3C	$PC = 0 \times F0 F0 3 C3 C$			
r7 = 0xA7F8F59D	PC = 0xA7f8F59C			

MFHI

31	26	25 2	1 20	16	15	11	10	6	5	0
	0x00	0	0)	rd		0		0x10	

Format: mfhi rd

Purpose: Move from Hi

Loads the stored value inside hi from after doing a MULT or DIV instruction into destination register rd.

Description: $rd \leftarrow hi$

The 32-bit register rd obtains the value stored inside the register *hi*. This must be done for any MULT and DIV instruction to store their results into a register address. No status flags are updated.

Restrictions:

None

Assembly	Machine Code
mfhi r5	000000_00000_00000_00101_00000_010000
mfhi r9	000000_00000_00000_01001_00000_010000

Operand Values	Result
hi = 0x0000020D	rd = 0x0000020D
hi = 0xFFFFFF9D	r7 = 0xFFFFFF9D

MFLO

(31 26	25 21	20 16	15 11	10 6	5 0
	0x00	0	0	rd	0	0x12

Format: mflo rd

Purpose: Move from Lo

Load the stored value inside *lo* from after doing a MULT or DIV instruction into destination register rd.

Description: $rd \leftarrow lo$

The 32-bit register rd obtains the value stored inside the register *lo*. This must be done for any MULT and DIV instruction to store their results into a register address. No status flags are updated.

Restrictions:

None

Assembly	Machine Code			
mfhi r5	000000_00000_00000_00101_00000_010010			
mfhi r9	000000_00000_00000_01001_00000_010010			

Operand Values	Result
lo = 0xFFFFFE3	r5 = 0xFFFFFFE3
lo = 0xFFFFFF9D	r9 = 0xFFFFFF9D

MOV

31	26		21	20	16	15	11	10	6	5	0
0x00		r	S	rt		0		0		0x09	

Format: mov rd

Purpose: Move

Content of one operand register is moved to the other operand register

Description: $rt \leftarrow rs$

The 32-bit value in register rs is loaded into register rt, overwriting the previous contents.

Restrictions:

None

Assembly	Machine Code			
mov r6, r3	000000_00000_00000_00000_00000_001001			

Operand Values	Result
r6 = 0xFFFFFFFF r3 = 0xABCDEF01	r6 = 0xABCDEF01

MULT

31	26	25 21	20 16	15 11	10 6	5 0
	0x00	rs	rt	0	0	0x18

Format: mult rs, rt

Purpose: Multiplication

To multiply 32-bit signed integers

Description: rs * rt

 $lo \leftarrow lower 32$ -bit result $hi \leftarrow upper 32$ -bit result

The 32-bit values in rt and rs are multiplied together and stored in the HiLo register. Status flags (N, Z) are checked and updated depending on results.

Restrictions:

rt and rs must be signed values.

Assembly	Machine Code			
mult r8,r7	000000_01000_00111_00000_00000_011000			
mult r1,r5	000000_00001_00101_00000_00000_011000			

Operand Values	Result
r8 = 0x000000B r7 = 0xFFFFFFB	hi = 0xFFFFFFFF Lo = 0xFFFFFFC9 c=x, v=x, n=1, z=0
$r1 = 0 \times 00000005$ $r5 = 0 \times 00000010$	hi = 0x00000000 Lo = 0x00000050 c=x, v=x, n=0, z=0

Operand 1: R8 31 0 0x000000B Operand 2: R7 31 0 0xFFFFFFB HI Register: Remainder 0 31 0xFFFFFFFF **LO Register: Quotient** 31 0 0xFFFFFFC9

NOP

31	26	25 21	20 16	15 11	10 6	5 0
	0x00	0	0	0	0	0x07

Format: nop

Purpose: No Operation

Does a no operation instruction

Description:

This instruction does no operation. It is best used to stall or delay the CPU.

Restrictions:

None

Assembly	Machine Code				
nop	000000_00000_00000_00000_00000_000111				

NOR

31	26	25	21	20	16	15	11	10	6	5		0
0x0	0	rs		r	t		rd	()	(0x27	

Format: nor rd, rs, rt

Purpose: Logical Not OR

Do a bitwise NOR to two 32-bit registers

Description: $rd \leftarrow \sim (rs \mid rt)$

Bitwise or operation done on rs and rt and then negated and returned to rd. Status flags (N and Z) are checked and updated depending on results.

Restrictions:

None

Assembly	Machine Code				
nor r4,r8,r7	000000_01000_00111_00100_00000_100111				
nor r9,r1,r5	000000_00001_00101_01001_00000_100111				

Operand Values	Result
r8 = 0xF0F0F0F0 r7 = 0x0F0F0F0F	R4 = 0×00000000 c=x, v=x, n=0, z=1
$r1 = 0 \times 000000000$ $r5 = 0 \times 0000FF000$	R9 = 0xFFF00FFF c=x, v=x, n=1, z=0

OR

31	26	25 21	20	16 15	11	10 6	5 0	
	0x00	rs	rt		rd	0	0x25	

Format: or rd, rs, rt

Purpose: Logical OR

Do a bitwise OR to two 32-bit registers

Description: $rd \leftarrow rs \mid rt$

Bitwise or operation done on rs and rt and returned to rd. Status flags (N and Z) are checked and updated depending on results.

Restrictions:

None

Assembly	Machine Code				
or r4,r8,r7	000000_01000_00111_00100_00000_100101				
or r9,r1,r5	000000_00001_00101_01001_00000_100101				

Operand Values	Result
r8 = 0xF0F0F0F0 $r7 = 0x0F0F0F0F$	R4 = 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
	R9 = 0x000FF000 c=x, v=x, n=0, z=0

ROTL

31	26	20	21 20	16	15	11	10 6	5	0
0	x00	0		rt	rd		shamt	0x04	

Format: rotl rd, rt, shamt

Purpose: Rotate Left

Rotates the contents of rt by shamt and store it in rd

Description: $rd \leftarrow rt \le shamt$

rt is rotated to the left shamt amount of times and is put into rd. The LSB bits are rotated to the MSB side. Status flags (N, Z) are checked and updated depending on results.

Restrictions:

Shift amount must be within 5 bits as that is the size of the shamt field.

Assembly	Machine Code				
rotl r4,r7,3	000000_00000_00111_00100_00011_000100				
rotl r9,r5,1	000000_00000_00101_01001_00001_000100				

Operand Values	Result
r7 = 0xF0F0F0F0	R4 = 0x87878787 c=x, $v=x$, $n=0$, $z=0$
r5 = 0xABCDEF01	R9 = 0x579BDE03 c=x, $v=x$, $n=0$, $z=0$

ROTR

31	26	25 21	20 16	15 11	10 6	5 0
	0x00	0	rt	rd	shamt	0x04

Format: rotr rd, rt, shamt

Purpose: Rotate right

Rotates the contents of rt by shamt and store it in rd

Description: $rd \leftarrow rt \ll shamt$

rt is rotated to the right shamt amount of times and is put into rd. The MSB bits are rotated to the LSB side. Status flags (N, Z) are checked and updated depending on results.

Restrictions:

Shift amount must be within 5 bits as that is the size of the shamt field.

Assembly	Machine Code		
rotl r4,r7,3	000000_00000_00111_00100_00011_000100		
rotl r9,r5,1	000000_00000_00101_01001_00001_000100		

Operand Values	Result
r7 = 0x0F0F0F0F	R4 = 0x87878787 C=x, $v=x$, $n=0$, $z=0$
r5 = 0xABCDEF01	$R9 = 0 \times D5E6F780$ C=x, $v=x$, $n=0$, $z=0$

SETIE

31	26	25 21	20 16	15 11	10 6	5 0
	0x00	0	0	0	0	0x1F

Format: setie

Purpose: Set Interrupt Enable

Description:

The interrupt enable status flag will be set to 1.

Restrictions:

None

Assembly	Machine Code	
setie	000000_00000_00000_00000_00000_011111	

Operand Values	Result		
None	IE = 1		

SLL

31	26	25 21	20 16	15 11	10 6	5 0
	0x00	0	rt	rd	shamt	0x00

Format: sll rd, rt, shamt

Purpose: Shift Left Logical

Shift the contents of rt by shamt and store it in rd

Description: $rd \leftarrow rt \ll shamt$

rt is shifted to the left shamt amount of times and is put into rd. Status flags (C, N, Z) are checked and updated depending on results.

Restrictions:

Shift amount must be within 5 bits as that is the size of the shamt field.

Assembly	Machine Code		
sll r4,r7,3	000000_00000_00111_00100_00011_000000		
sll r9,r5,1	000000_00000_00101_01001_00001_000000		

Operand Values	Result
r7 = 0x0F0F0F0F	R4 = 0x78787878 c=0, $v=x$, $n=0$, $z=0$
r5 = 0x000FF000	$R9 = 0 \times 007 F8000$ c=0, $v=x$, $n=0$, $z=0$

SLT

31	26	25 21	20 16	15 11	10 6	5 0
	0x00	rs	rt	rd	0	0x2A

Format: sltu rd ,rs, rt

Purpose: Set Less Than

Boolean expression where rd is set to 1'b1 when rs < rt otherwise rd is 1'b0

Description: $rd \leftarrow (rs \le rt) ? 1'b1 : 1'b0$

rs is compared to rt, should the 32-bit rs be less than rt, rd gets {31'b0,1'b1} otherwise 32'b0. Status flags (N and Z) are checked and updated depending on results.

Restrictions:

rs and rt must be unsigned

Assembly	Machine Code		
slt r4,r1,r7,	000000_00001_00111_00100_00011_101010		
slt r9,r2,r5	000000_00010_00101_01001_00001_101010		

Operand Values	Result
r1 = 0x0000F000	R4 = 0×00000000
r7 = 0xFF0F0F0F	c=x, v=x, n=0, z=1
$r2 = 0 \times 00002456$	$R9 = 0 \times 00000001$
$r5 = 0 \times 000FF000$	c=x, $v=x$, $n=0$, $z=0$

SLTU

31	26	25 21	20 16	15 11	10 6	5 0
	0x00	rs	rt	rd	0	0x2B

Format: sltu rd ,rs, rt

Purpose: Set Less Than Unsigned

Boolean expression where rd is set to 1'b1 when rs < rt otherwise rd is 1'b0

Description: $rd \leftarrow (rs \le rt) ? 1'b1 : 1'b0$

rs is compared to rt, should the 32-bit rs be less than rt, rd gets {31'b0,1'b1} otherwise 32'b0. Status flags (N and Z) are checked and updated depending on results.

Restrictions:

rs and rt must be unsigned

Assembly	Machine Code				
sltu r4,r1,r7,	000000_00001_00111_00100_00011_101011				
sltu r9,r2,r5	000000_00010_00101_01001_00001_101011				

Operand Values	Result
r1 = 0x0000F000	R4 = 0×00000001
r7 = 0xFF0F0F0F	C=x, v=x, n=0, z=0
r2 = 0xF0002456	R9 = 0x00000000
r5 = 0x000FF000	c=x, v=x, n=0, z=1

SRA

31	26	21	20	16	15	11	10	6	5		0
0x	00	0	rt		rd		shamt			0x03	

Format: sra rd,rt,shamt

Purpose: Shift Right Arithmetic

Shift the contents of rt by shamt and store it in rd and keep bit 32 the same

Description: $rd \leftarrow rt \gg shamt$

rd receives the value of rt shifted by shamt to the right. Bit 32 will keep the MSB of rt. Status flags (C, N, Z) are checked and updated depending on results.

Restrictions:

Shift amount must be within 5 bits

Assembly	Machine Code
sra r4,r7,3	000000_00000_00111_00100_00011_000011
sra r9,r5,1	000000_00000_00101_01001_00001_000011

Operand Values	Result
r7 = 0x04001100	$R4 = 0 \times 00800220$ c=0, $v=x$, $n=0$, $z=0$
r5 = 0xF0F0F0F0	R9 = 0xF8787878 c=0, v=x, n=1, z=0

SRL

31	26	25	21 20	16	15 11	10 6	5 0	
	0x00	0		rt	rd	shamt	0x02	

Format: srl rd,rt,shamt

Purpose: Shift Right Logical

Logical shift right of the contents of rt by shamt and store in rd

Description: $rd \leftarrow rt \gg shamt$

rt is shifted to the right shamt amount of times and is put into rd. Status flags (C, N, Z) are checked and updated depending on results.

Restrictions:

shamt can only be 5 bits at maximum.

Assembly	Machine Code
srl r4,r7,3	000000_00000_00111_00100_00011_000010
srl r9,r5,1	000000_00000_00101_01001_00001_000010

Operand Values	Result
$r7 = 0 \times 04001100$	$R4 = 0 \times 08000220$ c=0, $v=x$, $n=0$, $z=0$
r5 = 0xF0F0F0F0	R9 = 0x78787878 c=0, $v=x$, $n=0$, $z=0$

SUB

31	26	25	21 20	16	15 11	10 6	5 0
	0x00	rs		rt	rd	0	0x22

Format: sub rd,rs,rt

Purpose: Subtraction

Subtract two 32-bit signed values

Description: $rd \leftarrow rs - rt$

The 32-bit source registers rs and rt are subtracting from each other and their results are stored in the 32-bit destination register rd. Status flags (C, V, N, Z) are checked and updated depending on results.

Restrictions:

rs and rt must be signed values.

Assembly	Machine Code
sub r4, r8, r7	000000_01000_00111_00100_00000_100010
sub r9,r1,r5	000000_00001_00101_01001_00000_100010

Operand Values	Result
r8 = 0xFFFF0000 r7 = 0x0000FFFF	R4 = 0xFFFE0001 c=0, v=0, n=1, z=0
r1 = 0x11111111 r5 = 0x00000010	R9 = 0x11111101 c=0, v=0, n=0, z=0

SUBU

31	26	25 2	1 20	16	15	11	10 6	5	0
()x00	rs		rt	rd		0	0x24	

Format: subu rd,rs,rt

Purpose: Subtraction Unsigned

Subtract 32-bit rs and rt as unsigned integers

Description: $rd \leftarrow rs - rt$

The 32-bit source registers rs and rt are subtracted from each and their results are stored in the 32-bit destination register rd. Status flags (C, V and Z) are checked and updated depending on results. Negative status flag is unaffected by this instruction.

Restrictions:

rs and rt must be unsigned values

Assembly	Machine Code		
subu r4,r8,r7	000000_01000_00111_00100_00000_100100		
subu r9, r1, r5	000000_00001_00101_01001_00000_100100		

Operand Values	Result
r8 = 0xFFFF0000 r7 = 0x0000FFFF	R4 = 0xFFFE0001 c=0, v=0, n=0, z=0
	$R9 = 0 \times 111111101$ c=0, $v=0$, $n=0$, $z=0$

XOR

31	26	25 21	20 16	15 11	10 6	5 0
	0x00	rs	rt	rd	0	0x26

Format: xor rd,rs,rt

Purpose: Logical Exclusive OR

Do a bitwise exclusive or to two 32-bit registers

Description: $rd \leftarrow rs^rt$

rs is exclusive or'ed with rt and placed into rd. Status flags (N and Z) are checked and updated depending on results.

Restrictions:

None

Assembly	Machine Code
xor r4,r8,r7	000000_01000_00111_00100_00000_100110
xor r9,r1,r5	000000_00001_00101_01001_00000_100110

Operand Values	Result
r8 = 0xFFFF0000 r7 = 0x0000FFFF	R4 = 0xFFFFFFFF C=x, $v=x$, $n=1$, $z=0$
r1 = 0x11111111 r5 = 0x00000010	R9 = 0x11111101 c=x, v=x, n=0, z=0

ADDI

31	26	25 21	20 16	15 0
	0x08	rs	rt	Immediate

Format: add rt, rs, immediate

Purpose: Add Immediate

To add an immediate or signed value to a register

Description: $rt \leftarrow rs + immediate$

The 16-bit immediate value offset is summed together with the 32-bit value inside the register rs and result is then stored inside the 32-bit destination register rt. Status flags (C, V, N, Z) are checked and updated depending on results.

Restrictions:

The immediate value is restricted to 16-bits of values (-32,768 to 32,767).

Assembly	Machine Code
addi r9, r1, 12	001000_00001_01001_000000000001100
addi r12, r7, -28	001000_00111_01100_11111111111100100

Operand Values	Result
r1 = 0xf0f03c3c Immediate = 0xC	r9 = 0xF0F03C48 c=0, v=0, n=1, z=0
r7 = 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	r12 = 0x0000001B c=0, v=0, n=0, z=0

ANDI

31	26	25 2	1 20	16	15 0	
	0x0C	rs	rt		Immediate	

Format: and rt, rs, immediate

Purpose: Logical AND Immediate

Do a bitwise AND using rs with an immediate value

Description: $rt \leftarrow rs \& immediate$

Extend immediate value to 32-bits with 16'b0. Perform and operation on rs and immediate and put into rd. Status flags (N, Z) are checked and updated depending on results.

Restrictions:

The immediate value is restricted to 16-bits of values (-32,768 to 32,767).

Assembly	Machine Code
andi r9, r1, 12	001100_00001_01001_000000000001100
andi r12, r7, 5128	001100_00111_01100_0001010000001000

Operand Values	Result
r1 = 0xF0F03C3C Immediate = 0xC	r9 = 0x000000C c=x, v=x, n=0, z=0
r7 = 0xF312EBC7 Immediate = $0x1408$	r12 = 0x00000000 c=x, v=x, n=0, z=1

BEQ

31	26	25 21	20	16 15 0
	0x04	rs	rt	Immediate

Format: beq rt, rs, immediate

Purpose: Branch if Equal

Compare and rt and rs, and if they are equal branch with offset

Description: if(rs == rt)
$$pc \leftarrow pc + 4 + address$$
else
$$pc \leftarrow pc + 4$$

If rt equals rs, pc will get pc + 4 + {14'b(address[15]),address(16-bits),2'b0}.

Restrictions:

The immediate value is restricted to 16-bits of values (-32,768 to 32,767).

Assembly	Machine Code
beq r9, r1, Label	000100_00001_01001_000000000010000
beq r12, r7, Label	000100_00111_01100_0001010000001000

Operand Values	Result
$r1 = 0 \times F0F03C3C$ $r9 = 0 \times F0F03C3C$	PC = PC + 0x4 + 0x00000010
r7 = 0xF312EBC7 r12 = 0xFFFFFFF	PC = PC + 0x4

BGTZ

31	26	25 2	1 20	16	15 0
	0x07	rs	0		Immediate

Format: bgtz rt, immediate

Purpose: Branch if greater than to Zero

Compare if the operand is greater than zero and branch.

Description: if(rs > 0)
$$pc \leftarrow pc + 4 + address$$
 else
$$pc \leftarrow pc + 4$$

If rt is greater than zero, pc will get pc + 4 + {14'b(address[15]),address(16-bits),2'b0}.

Restrictions:

The immediate value is restricted to 16-bits of values (-32,768 to 32,767).

Assembly	Machine Code		
bgtz r9, Label	000111_00000_01001_000000000010000		
bgtz r12, Label	000111_00000_01100_0001010000001000		

Operand Values	Result
r9 = 0x00F03C3C	PC = PC + 0x4 + 0x00000010
r12 = 0x8FFFFFFF	PC = PC + 0x4

BLEZ

31	26	25 21	20 1	16 15 0	
	0x06	rs	0	Immediate	

Format: blez rs, immediate

Purpose: Branch if Less than or Equal to Zero

Compare if rs is less than or equal to 0 and branch to address

Description: if(rs
$$\leq 0$$
)

pc \leftarrow pc + 4 + address

else

pc \leftarrow pc + 4

If rt is less than or equal to 0, pc will get pc + 4 + {14'b(address[15]),address(16-bits),2'b0}.

Restrictions:

The immediate value is restricted to 16-bits of values (-32,768 to 32,767).

Assembly	Machine Code
blez r9, Label	000110_00000_01001_000000000010000
blez r10, Label	000110_00000_01010_000000000000000000
blez r12, Label	000110_00000_01100_0001010000001000

Operand Values	Result
r9 = 0xF0F03C3C	PC = PC + 0x4 + 0x00000010
r10 = 0x00000000	PC = PC + 0x4 + 0x00000004
r12 = 0x7FFFFFFF	PC = PC + 0x4

BNE

31	26	25 21	20 16	15 0
	0x05	rs	rt	Immediate

Format: bne rt, rs, immediate

Purpose: Branch if not equal

Compare rs and rt and if they are not equal, branch to address

Description: if(rs != rt)
$$pc \leftarrow pc + 4 + address$$
else
$$pc \leftarrow pc + 4$$

If rt is not equal to rs, pc will get pc + 4 + {14'b(address[15]),address(16-bits),2'b0}.

Restrictions:

The immediate value is restricted to 16-bits of values (-32,768 to 32,767).

Assembly	Machine Code
bne r9, r1, Label	000101_00001_01001_000000000010000
bne r12, r7, Label	000101_00111_01100_0001010000001000

Operand Values	Result
$r1 = 0 \times F0F03C3C$ $r9 = 0 \times F0F03C3C$	PC = PC + 0x4
r7 = 0xF312EBC7 r12 = 0xFFFFFFF	PC = PC + 0x4 + 0x1408

LUI

31	26	25 21	20 16	15 0
	0x0F	0	rt	Immediate

Format: lui rt, immediate

Purpose: Load Upper Immediate Load the upper half of a word to rt

Description: $rt[31:16] \leftarrow immediate$

Place 16-bit immediate value into upper 16-bits.

Restrictions:

The immediate value is restricted to 16-bits of values (-32,768 to 32,767).

Assembly	Machine Code
lui r9, 0xAAAA	001111_00001_01001_1010101010101010
lui r12, 0xFFFF	001111_00111_01100_1111111111111111

Operand Values	Result
r9 = 0x000000000	r9 = 0xAAAA0000
r12 = 0x3333AAAA	r12 = 0xFFFFAAAA

LW

31	26	25 21	20	16	6 15	0
	0x23	rs	rt		Immediate	

Format: lw rt, immediate(rs)

Purpose: Load Word Load a word from Memory

Description: $rt \leftarrow M[immediate + rs]$

Load 32-bit value from memory at the offset + rs which gets placed into rt.

Restrictions:

Effective address must be word aligned.

Assembly	Machine Code
lw r9, 0(r1)	100011_00001_01001_0000000000000000
lw r12, 8(r7)	100011_00111_01100_0000000000001000

Operand Values	Result
M[r1+0] = 0xBBBBBBBB	r9 = 0xBBBBBBBB
M[r7+8] = 0x1000004C	r12 = 0x1000004C

ORI

31	26	25 21	20 10	
	0x0D	rs	rt	Immediate

Format: ori rt, rs, immediate

Purpose: Or Immediate Logical or rs and immediate

Description: $rt \leftarrow rs \mid zero-extended(address)$

Zero fill upper 16 bits of the address. Bitwise OR the result with rs and place into rt. Status flags (N, Z) are checked and updated depending on results.

Restrictions:

The immediate value is restricted to 16-bits of values (-32,768 to 32,767).

Assembly	Machine Code
ori r9, r1, 0xAAAA	001101_00001_01001_1010101010101010
ori r12,r7, 0xFFFF	001101_00111_01100_1111111111111111

Operand Values	Result
r1 = 0x55555555	r9 = 0x5555FFFF
r7 = 0x3333B111	r12 = 0x3333FFFF

SLTI

31	26	25 2	20 16	15 0
	0x0A	rs	rt	Immediate

Format: slti rt, rs, immediate

Purpose: Set less than immediate

Set or clear if register is less than the immediate.

Description: $rt \leftarrow rs < sign extended(address)$

Compare rs and sign extended address. If rs is less than the address, set rt = 32'b1, otherwise set rt = 32'b0.

Restrictions:

The immediate value is restricted to 16-bits of values (-32,768 to 32,767).

Assembly	Machine Code
slti r9, r1, 0xAAAA	001010_00001_01001_1010101010101010
slti r12, r7, 0x1234	001010_00111_01100_0001001000110100

Operand Values	Result
r1 = 0x00001357 Sign extended imm. = 0xFFFFAAAA	$r9 = 0 \times 00000000$
r7 = 0xFA5A5A5A Sign extended imm. = 0x00001234	$r9 = 0 \times 00000001$

SLTIU

31	26	25 21	20 16	15 0
	0x0B	rs	rt	Immediate

Format: sltiu rt, rs, immediate

Purpose: Set less than immediate unsigned

Set or clear if register is less than the immediate.

Description: $rt \leftarrow rs < sign extended(immediate)$

Compare rs with the sign extended immediate. If rs is less than the unsigned immediate value, rt gets a 32'b1 otherwise rt gets 32'b0.

Restrictions:

The immediate value is restricted to 16-bits of values (0 to 65,535).

Assembly	Machine Code
sltiu r9, r1, 0xAAAA	001011_00001_01001_1010101010101010
sltiu r12, r7, 0x1234	001011_00111_01100_0001001000110100

Operand Values	Result
r1 = 0x00001357 Sign extended imm. = 0xFFFFAAAA	$r9 = 0 \times 00000001$
r7 = 0xFA5A5A5A Sign extended imm. = 0x00001234	r9 = 0x00000000

SW

31	26	25 21	20 16		
	0x2B	rs	rt	Immediate	

Format: sw rt, immediate(rs)

Purpose: Store Word Store a word from memory

Description: M[immediate + rs] \leftarrow rt

Store a 32-bit value to a memory location determined by rs + immediate.

Restrictions:

The immediate value is restricted to 16-bits of values (-32,768 to 32,767).

Assembly	Machine Code
sw r9, 0(r1)	101011_00001_01001_0000000000000000
sw r12, 8(r7)	101011_00111_01100_00000000000000000

Operand Values	Result
r9 = 0xFFFFFFFF M[r1+0] = 0x9ABCDEF0	M[r1+0] = 0xFFFFFFF
r12 = 0xABCDEF01 M[r7+8] = 0x1000004C	M[r7+8] = 0xABCDEF01

XORI

31	26	25 21	20 16	3 15 0
	0x0E	rs	rt	16-bit Immediate

Format: xori rt, rs, immediate

Purpose: Logical Exclusive OR immediate Do a bitwise xor rs and the immediate value

Description: rt ← rs ^ zero-extended(immediate)

The zero extended immediate value is exclusive or'ed with rs and placed into rt. Status flags (N, Z) are checked and updated depending on results.

Restrictions:

The immediate value is restricted to 16-bits of values (-32,768 to 32,767).

Assembly	Machine Code
xori r9, r1, 0xAAAA	001110_00001_01001_1010101010101010
xori r12, r7, 0x1234	001110_00111_01100_0001001000110100

Operand Values	Result
r1 = 0xFFFFFFFF Sign extended imm. = 0xFFFFAAAA	$r9 = 0 \times 00005555$
r7 = 0xFA5A5A5A Sign extended imm. = 0x00001234	r9 = 0xFA5A486E

4. Instruction Set J-Type List

J

31	26	25)
0x02		26-bit ADDRESS	

Format: j ADDRESS

Purpose: Jump

Loads the specified bit address into the PC.

Description: PC \leftarrow ADDRESS

Jumps to the effective address found by concatenated the 4 most significant bits of PC, offset, and two zeroes.

Restrictions:

MIPS addresses increment/decrement by 4, so the lower bytes must be in multiples of 4 for the jump to work.

Assembly	Machine Code
j top	000010_000000000000000011111010
j bot	000010_000000000000FFFFFFFFFF

Operand Values	Result
<pre>immediate = 0x000000FA PC Initial = 0x0000AB70 Effective Address = 0x000001E8</pre>	PC = 0x000001E8
<pre>immediate = 0x00000FFF PC Initial = 0x0000AB70 Effective Address = 0x00003FFC</pre>	$PC = 0 \times 00003 FFC$

Jal

31	26 25		0
0x03		26-bit ADDRESS	

Format: jal ADDRESS

Purpose: Jump and Link

Does a procedure call by doing a jump after saving the current PC.

Description: $$ra \leftarrow PC + 4$ $PC \leftarrow ADDRESS$

Store the return address in return address(ra) register and set the PC to the effective address found by concatenating the four most significant bits of current PC, offset, and two zeroes.

Restrictions:

MIPS addresses increment/decrement by 4, so the lower bytes must be in multiples of 4 for the jump to work.

Assembly	Machine Code
j top	000011_000000000000000011111010
j bot	000011_000000000000FFFFFFFFFFF

Operand Values	Result
<pre>immediate = 0x000000FA PC Initial = 0x0000AB70 Effective Address = 0x000001E8</pre>	ra = 0x0000AB74 $PC = 0x000001E8$
<pre>immediate = 0x00000FFF PC Initial = 0x0000AB70 Effective Address = 0x00003FFC</pre>	ra = 0x0000AB74 PC = 0x00003FFC

5.	5. Instruction Set Enhanced List				

INPUT

31	26	25 2	1 20	16	15)
	0x1C	rs	rt		Immediate	

Format: input rt immediate(rs)

Purpose: Load Register from I/O

Load register with a location in memory.

Description: $rt \leftarrow io M[rs + address]$

The 32-bit data at Memory Location of the rs register + the 16-bit signed extended address is loaded into register rt.

Restrictions:

None

Assembly	Machine Code
input r9, 0(r1)	011100_00001_01001_0000000000000000
input r12, 8(r7)	011100_00111_01100_00000000000000000

Operand Values	Result
ioM[r1+0] = 0xBBBBBBBB	r9 = 0xBBBBBBBB
ioM[r7+8] = 0x1000004C	r12 = 0x1000004C

OUTPUT

31	26	25 2°	1 70 1	16 15 0
	0x1D	rs	rt	Immediate

Format: output rt immediate(rs)

Purpose: Store Register from I/O Store register to a location in memory

Description: $ioM[rs + address] \leftarrow rt$

The 32-bit register rt is stored into a memory location in I/O memory of the rt + 16-bit signed extended address.

Restrictions:

None

Assembly	Machine Code
sw r9, 0(r1)	011101_00001_01001_0000000000000000
sw r12, 8(r7)	011101_00111_01100_0000000000001000

Operand Values	Result
r9 = 0xFFFFFFFF M[r1+0] = 0x9ABCDEF0	<pre>ioM[r1+0] = 0xFFFFFFFF</pre>
r12 = 0xABCDEF01 M[r7+8] = 0x1000004C	ioM[r7+8] = 0xABCDEF01

POP

31	26	25 21	20 16	15 11	10 6	5 0
	0x00	rs	rt	0	0	0x14

Format: pop rt

Purpose: Pop

Load register with content at stack pointer.

Description: $rt \leftarrow M[\$sp]$ $\$sp \leftarrow \$sp+4$

The 32-bit register rt gets the content at memory location of the stack pointer. This MIPS does a post-increment pop.

Restrictions:

None

Assembly	Machine Code
pop r2	000000_00000_00010_00000_00000_010100

Operand Values	Result
r2 = 0x0000000 \$sp = 0x008 M[00C] = 0x12345678 M[\$sp] = 0xABCDEF01	r2 = 0xABCDEF01 \$sp = 0x00C M[\$sp] = 0x12345678

PUSH

31	26	25 21	20 16	3 15	11 10	6 5	5 0
	0x00	rs	rt	0	0		0x13

Format: pop rt

Purpose: Pop

Load register with content at stack pointer.

Description: $\$sp \leftarrow \$sp-4$

 $M[\$sp] \leftarrow rt$

The 32-bit register rt's content is stored at memory location of the stack pointer. This MIPS does a pre-decrement push.

Restrictions:

None

Assembly	Machine Code			
push r2	000000_00000_00010_00000_00000_010011			

Operand Values	Result	
r2 = 0xABCDEF01 \$sp = 0x00C M[\$sp] = 0x12345678 M[008] = 0x00000000	r2 = 0xABCDEF01 \$sp = 0x008 M[\$sp] = 0xABCDEF01	

RETI

31	26	25 21	20 16	15	0
	0x1E	0	0	0	

Format: reti

Purpose: Return from Interrupt

Returns to where PC was before ISR was triggered.

Description: $PC \leftarrow M[\$sp]$

Loads PC with the return address stored in the memory location of the stack pointer. This returns PC to the value it was at before the ISR was triggered so that the normal program will continue.

Restrictions:

An ISR must have triggered.

Assembly	Machine Code
reti	011110_00000_00000_00000000000000000

Operand Values	Result		
None	PC = M[\$sp]		

SIMD8

31	26	25 2	1 20	16	15	11	10	6	5	0
	0x2C	rs	rt			0	0		0x00	

Format: simd8 rd, rs, rt

Purpose: simd8

Toggles vector-type instructions for 8-bit values

Description:

This instruction allows the programmer to use vector type of 8-bit values. The 32-bit register is used to represent four 8-bit registers.

Restrictions:

None

31	25	21	16	15	8 7	0
	byte	byte		byte		byte

SIMD16

31	26	25 21	20 16	15 11	10 6	5 0
	0x2D	rs	rt	0	0	0x00

Format: simd16 rd, rs, rt

Purpose: simd16

Toggles vector-type instructions for 16-bit values

Description:

This instruction allows the programmer to use vector type of 16-bit values. The 32-bit register is used to represent two 16-bit registers.

Restrictions:

None

31 16	\$ 15 O
Word	Word

"E_KEY"

31	26	25 21	ZU 10	15 0
	0x1F	0	0	0

Format: None

Purpose:

Reserved MIPS opcode

Description:

Reserved MIPS opcode.

Restrictions:

None

Example:

None

6. Instruction Set Vector-Type List								

ADD8

31	26	25 21	20 16	15 11	10 6	5 0
	0x2C	rs	rt	rd	0	0x20

Format: add8 rd, rs, rt

Purpose: Vector Add 8-bits

Vector addition of two 32-bit registers that represent four vector byte values.

Description: $rd \leftarrow rs + rt$

The 32-bit source registers rs and rt are added together and their results are stored in the 32-bit destination register rd. Each 32-bit registers represent the four vector byte values. Status flag Z is checked and updated depending on results.

Restrictions:

Assembly	Machine Code
add8 r3, r1, r2	101100_00001_00010_00011_00000_100000
add8 r8, r7, r4	101100_00111_00001_01000_00000_100000

Operand Values	Result
r1 = 0xF5F6F7F8	r3 = 0x054707D9
r2 = 0x206220E1	c=x, $v=x$, $n=x$, $z=0$
r7 = 0xFFFFFF9D	r8 = 0xFEFEFE39
r4 = 0xFFFFFF9C	c=x, v=x, n=x, z=0

ADD16

31	26	21	20	16	15	11	10	6	5	0
0x2	D	rs	rt		rd		0		0x20	0

Format: add8 rd, rs, rt

Purpose: Vector Add 16-bits

Vector addition of two 32-bit registers that represent two vector word values (DUAL16).

Description: $rd \leftarrow rs + rt$

The 32-bit source registers rs and rt are added together and their results are stored in the 32-bit destination register rd. Each 32-bit registers represent the two vector word values. Status flag Z is checked and updated depending on results.

Restrictions:

Assembly	Machine Code
add16 r3, r1, r2	101101_00001_00010_00011_00000_100000
add16 r8, r7, r4	101101_00111_00001_01000_00000_100000

Operand Values	Result
r1 = 0xF5F6F7F8	r3 = 0x064808D9
r2 = 0x206220E1	c=x, $v=x$, $n=x$, $z=0$
r7 = 0xFFFFFF9D	r8 = 0xFFFEFF39
r4 = 0xFFFFFF9C	c=x, v=x, n=x, z=0

AND8

31	26	25 21	20 16	15 11	10 6	5 0
	0x2C	rs	rt	rd	0	0x24

Format: and8 rd, rs, rt

Purpose: Vector Logical AND 8-bit

Do a vector bitwise AND to two 32-bit that represent four vector byte values.

Description: $rd \leftarrow rs \& rt$

Doing a Logical AND, each bits of two 32-bit registers will either become 1s if both bits are 1s and 0s if they don't. The results of the rt and rs are then stored into the 32-bit register rd. Each 32-bit registers represent the four vector byte values. Status flag Z is checked and updated depending on results.

Restrictions:

None

Assembly	Machine Code
and8 r9, r1, r5	101100_00001_00101_01001_00000_100100
and8 r12, r7, r4	101100_00111_00001_01100_00000_100100

Operand Values	Result
r1 = 0xF0F03C3C $r5 = 0xBF0FF5F5$	r9 = 0xB0003434 c=x, $v=x$, $n=x$, $z=0$
r7 = 0xA7F8F59D r4 = 0x41049CCC	r9 = 0x0100948C c=x, v=x, n=x, z=0

AND₁₆

31	26	25 21	20 16	15 11	10 6	5 0
	0x2D	rs	rt	rd	0	0x24

Format: and8 rd, rs, rt

Purpose: Vector Logical AND 8-bit

Do a vector bitwise AND to two 32-bit that represent two vector word values (DUAL16)

Description: $rd \leftarrow rs \& rt$

Doing a Logical AND, each bits of two 32-bit registers will either become 1s if both bits are 1s and 0s if they don't. The results of the rt and rs are then stored into the 32-bit register rd. Each 32-bit registers represent the two vector word values. Status flag Z is checked and updated depending on results.

Restrictions:

None

Assembly	Machine Code
and16 r9, r1, r5	101101_00001_00101_01001_00000_100100
and16 r12, r7, r4	101101_00111_00001_01100_00000_100100

Operand Values	Result
r1 = 0xF0F03C3C $r5 = 0xBF0FF5F5$	r9 = 0xB0003434 c=x, $v=x$, $n=x$, $z=0$
r7 = 0xA7F8F59D r4 = 0x41049CCC	r9 = 0x0100948C c=x, v=x, n=x, z=0

DIV8

31	26	25 2	1 20	16	15	11	10	6 5	
02	k2C	rs	1	rt		0	0		0x1A

Format: div8 rs, rt

Purpose: Vector Division 8-bits

Divides two 32-bit registers and stores the results into two other 32-bit registers named *hi* and *lo*. Each 32-bit registers represent the four vector byte values.

Description: $rs \div rt$

 $lo \leftarrow quotient$

 $hi \leftarrow remainder$

The 32-bit register rs is the numerator and the 32-bit register rt is the denominator. They are divided and results in a 64 bit value that is split into two parts: the quotient and the remainder. The quotient is loaded into the 32-bit register *lo* and the remainder is loaded into the 32-bit register *hi*. Each 32-bit registers represent the four vector byte values. Status flag Z is checked and updated depending on results.

Restrictions:

If the register rt contains a value of 0, the results will be undefined.

Assembly	Machine Code
div8 r1, r5	101100_00001_00101_00000_00000_011010

Operand Values	Result
r1 = 0xE956E003 r5 = 0x4BB4011E	hi = 0x44433C78 lo = 0x00E0005A c=x, v=x, n=x, z=0

\sim	1	4	D 1
	perand		· KI
$\mathbf{\sigma}$	pei and		1/1

31 25	21 16	15 8	7 0
0xE9	0x56	0xE0	0x03

Operand 2: R5

31	25	21 16	15 8	7 0
	0x4B	0xB4	0x01	0x1E

HI Register: Remainders

31 25	21 16	15 8	7 0
0x44	0x43	0x3C	0x78

LO Register: Quotient

31 25	21 16	15 8	7 0
0x00	0xE0	0x00	0x5A

DIV16

31	26	25 21	20 16	15 11	10 6	5 0
	0x2D	rs	rt	0	0	0x1A

Format: div8 rs, rt

Purpose: Vector Division 8-bits

Divides two 32-bit registers and stores the results into two other 32-bit registers named *hi* and *lo*. Each register represents two 16-bit values (DUAL16)

Description: rs ÷ rt

 $lo \leftarrow \text{quotient}$

 $hi \leftarrow remainder$

The 32-bit register rs is the numerator and the 32-bit register rt is the denominator. They are divided and results in a 64 bit value that is split into two parts: the quotient and the remainder. The quotient is loaded into the 32-bit register *lo* and the remainder is loaded into the 32-bit register *hi*. Each 32-bit registers represent the two vector word values. Status flag Z is checked and updated depending on results.

Restrictions:

If the register rt contains a value of 0, the results will be undefined.

Assembly	Machine Code
div16 r1, r5	101101_00001_00101_00000_00000_011010

Operand Values	Result
r1 = 0xE956E003 r5 = 0x4BB4011E	hi = 0x45004278 lo = 0x00FA435A c=x, v=x, n=x, z=0

Operand 1: R1

16 15		0
	0 xE003	
16 15		0
	0x011E	
16 15		0
	0x4278	
16 15		0
	0x435A	
	16 15 16 15	16 15 0x011E 16 15 0x4278

MULT8

31	26	25 21	20	16 15	11	10 6	5 0
	0x2C	rs	rt		0	0	0x18

Format: mult8 rs, rt

Purpose: Vector Multiplication 8-bits

To multiply 32-bit signed integers. Each register represents four 8-bit values (QUAD8)

Description: rs * rt

 $lo \leftarrow \text{lower 32-bit result}$ $hi \leftarrow \text{upper 32-bit result}$

The 32-bit values in rt and rs are multiplied together and stored in the HiLo register. Status flag Z is checked and updated depending on results. Each register represents four vector bytes and result in two vector word values.

Restrictions:

rt and rs must be signed values.

Assembly	Machine Code
mult8 r8,r7	101100_01000_00111_00000_00000_011000

Operand Values	Result
r8 = 0xF5F6F7F8 r7 = 0x105110E1	hi = 0x0F504DD6 Lo = 0x0F70D9F8 c=x, v=x, n=x, z=0

Operand 1. Ro	O	perand	l 1:	R8
---------------	---	--------	------	-----------

31 25	21 16	15 8	7 0
0xF5	0xF6	0xF7	0xF8

Operand 2: R7

31 25	21 16	15 8	7 0
0x10	0x51	0x11	0xE1

HI REGISTER: Bits[31:25] and Bits[21:16]

31		16 15		0
	0 x0F50		0x4DD6	

LO REGISTER: Bits[15:8] and Bits[7:0]

31 16	15 0
0 x0F70	0 xD9F8

MULT16

31	26	21	20	16	15	11	10	6	5	0
0x2I)	rs	rt		0		0		0x1	.8

Format: mult16 rs, rt

Purpose: Vector Multiplication 16-bits

To multiply 32-bit signed integers. Each 32-bit registers represent the two vector word values.

Description: rs * rt

 $lo \leftarrow \text{lower 32-bit result}$ $hi \leftarrow \text{upper 32-bit result}$

The 32-bit values in rt and rs are multiplied together and stored in the HiLo register. Each 32-bit registers represent the two vector word values and result in 32-bit values. The upper 16 bits are multiplied together and loaded into the hi register and the lower 16 bits are multiplied together and loaded into the lo register. Status flag Z is checked and updated depending on results.

Restrictions:

rt and rs must be signed values.

Assembly	Machine Code
mult16 r8,r7	101101_01000_00111_00000_00000_011000

Operand Values	Result
r8 = 0xF5F6F7F8 r7 = 0x105110E1	hi = 0x0FAD32D6 Lo = 0x105970F8 c=x, v=x, n=x, z=0

Operand 1: R8

31 16	15 0
0xF5F6	0 xF7F8


Operand 2: R7

31 16	15 0
0x1051	0x10E1

HI REGISTER: Bits[31:16]



LO REGISTER: Bits[15:0]



NOR8

31	26	25 21	20 16	15 11	10 6	5 0
	0x2C	rs	rt	rd	0	0x27

Format: nor8 rd, rs, rt

Purpose: Vector Logical Not OR 8-bit

Do a vector bitwise NOR to two 32-bit registers. Each 32-bit registers represent the four vector byte values.

Description: $rd \leftarrow \sim (rs \mid rt)$

Bitwise or operation done on rs and rt and then negated and returned to rd. Each 32-bit registers represent the four vector byte values. Status flag Z is checked and updated depending on results.

Restrictions:

None

Assembly	Machine Code
nor8 r4,r8,r7	101100_01000_00111_00100_00000_100111
nor8 r9,r1,r5	101100_00001_00101_01001_00000_100111

Operand Values	Result
r8 = 0xF0F0F0F0 $r7 = 0x0F0F0F0F$	R4 = 0x00000000 c=x, v=x, n=x, z=1
	R9 = 0xFFF00FFF c=x, v=x, n=x, z=0

NOR16

31	26	25 21	20 16	15 11	10 6	5 0
	0x2D	rs	rt	rd	0	0x27

Format: nor16 rd, rs, rt

Purpose: Vector Logical Not OR16-bit

Do a vector bitwise NOR to two 32-bit registers. Each 32-bit registers represent the two vector word values.

Description: $rd \leftarrow \sim (rs \mid rt)$

Bitwise or operation done on rs and rt and then negated and returned to rd. Each 32-bit registers represent the two vector word values. Status flag Z is checked and updated depending on results.

Restrictions:

None

Assembly	Machine Code
nor16 r4,r8,r7	101101_01000_00111_00100_00000_100111
nor16 r9,r1,r5	101101_00001_00101_01001_00000_100111

Operand Values	Result
r8 = 0xF0F0F0F0 r7 = 0x0F0F0F0F	R4 = 0x00000000 c=x, v=x, n=x, z=1
r1 = 0x00000000 r5 = 0x000FF000	R9 = 0xFFF00FFF c=x, v=x, n=x, z=0

OR8

31	26	25 21	20 16	15 11	10 6	5 0
	0x2C	rs	rt	rd	0	0x25

Format: o8r rd, rs, rt

Purpose: Vector Logical OR 8-bit

Do a vector bitwise OR to two 32-bit registers. Each 32-bit registers represent the four vector byte values.

Description: $rd \leftarrow rs \mid rt$

Vector bitwise or operation done on rs and rt and returned to rd. Each 32-bit registers represent the four vector byte values. Status flag Z is checked and updated depending on results.

Restrictions:

None

Assembly	Machine Code
or8 r4,r8,r7	101100_01000_00111_00100_00000_100101
or8 r9,r1,r5	101100_00001_00101_01001_00000_100101

Operand Values	Result
r8 = 0xF0F0F0F0 $r7 = 0x0F0F0F0F$	R4 = 0xFFFFFFFF c=x, v=x, n=x, z=0
	R9 = 0x000FF000 c=x, v=x, n=x, z=0

OR16

31	26	25	21	20	16	15	11	10	6	5	0
0:	x2D	rs		r	t	ro	1	0		0x25	

Format: or16 rd, rs, rt

Purpose: Vector Logical OR 16-bit

Do a vector bitwise OR to two 32-bit registers. Each 32-bit registers represent the two vector word values.

Description: $rd \leftarrow rs \mid rt$

Vector bitwise or operation done on rs and rt and returned to rd. Each 32-bit registers represent the two vector word values. Status flag Z is checked and updated depending on results.

Restrictions:

None

Assembly	Machine Code
or16 r4,r8,r7	101101_01000_00111_00100_00000_100101
or16 r9,r1,r5	101101_00001_00101_01001_00000_100101

Operand Values	Result
r8 = 0xF0F0F0F0 r7 = 0x0F0F0F0F	R4 = 0xFFFFFFFF c=x, v=x, n=x, z=0
$r1 = 0 \times 000000000$ $r5 = 0 \times 000FF000$	R9 = 0x000FF000 c=x, v=x, n=x, z=0

ROTL8

31	26	25 21	20 16	15 11	10 6	5 0
	0x2C	0	rt	rd	shamt	0x04

Format: rotl8 rd, rt, shamt

Purpose: Vector Rotate Left 8-bit

Vector rotates the contents of rt by shamt and store it in rd. Each 32-bit registers represent the four vector byte values.

Description: $rd \leftarrow rt \ll shamt$

rt is rotated to the left shamt amount of times and is put into rd. The LSB bits are rotated to the MSB side. Each 32-bit registers represent the four vector byte values. Status flag Z is checked and updated depending on results.

Restrictions:

Shift amount must be within 5 bits as that is the size of the shamt field.

Assembly	Machine Code				
rot18 r4,r7,1	101100_00000_00111_00100_00011_000100				

Operand Values	Result
r7 = 0x055A0107	R4 = 0x4BB4011E
	c=x, $v=x$, $n=x$, $z=0$

ROTL16

31	26	21	20	16	15	11	10	6	5		0
0x2I)	0	rt		rd		shamt			0x04	

Format: rotl16 rd, rt, shamt

Purpose: Vector Rotate Left 16-bit

Vector rotates the contents of rt by shamt and store it in rd. Each 32-bit registers represent the two vector word values.

Description: $rd \leftarrow rt \le shamt$

rt is rotated to the left shamt amount of times and is put into rd. The LSB bits are rotated to the MSB side. Each 32-bit registers represent the two vector word values.. Status flag Z is checked and updated depending on results.

Restrictions:

Shift amount must be within 5 bits as that is the size of the shamt field.

Assembly	Machine Code					
rotl16 r4,r7,1	101101_00000_00111_00100_00011_000100					

Operand Values	Result
r7 = 0x055A0107	$R4 = 0 \times 4 AB5001F$
	c=x, $v=x$, $n=x$, $z=0$

ROTR8

31	26	25 21	20 16	15 11	10 6	5 0
	0x2C	0	rt	rd	shamt	0x04

Format: rotr8 rd, rt, shamt

Purpose: Vector Rotate right 8-bit

Rotates the contents of rt by shamt and store it in rd. Each 32-bit registers represent the four vector byte values.

Description: $rd \leftarrow rt \le shamt$

rt is rotated to the right shamt amount of times and is put into rd. The MSB bits are rotated to the LSB side. Each 32-bit registers represent the four vector byte values. Status flag Z is checked and updated depending on results.

Restrictions:

Shift amount must be within 5 bits as that is the size of the shamt field.

Assembly	Machine Code				
rot18 r4,r7,1	101100_00000_00111_00100_00011_000100				

Operand Values	Result
r7 = 0x055A0107	$R4 = 0 \times D22D4087$
	c=x, $v=x$, $n=x$, $z=0$

ROTR16

31	26	21	20	16	15	11	10	6	5		0
0x2I)	0	rt		rd		shamt			0x04	

Format: rotr16 rd, rt, shamt

Purpose: Vector Rotate right 16-bit

Vector rotates the contents of rt by shamt and store it in rd. Each 32-bit registers represent the two vector word values.

Description: $rd \leftarrow rt \le shamt$

rt is rotated to the right shamt amount of times and is put into rd. The MSB bits are rotated to the LSB side. Each 32-bit registers represent the two vector word values. Status flag Z is checked and updated depending on results.

Restrictions:

Shift amount must be within 5 bits as that is the size of the shamt field.

Assembly	Machine Code					
rotl16 r4,r7,1	101101_00000_00111_00100_00011_000100					

Operand Values	Result
r7 = 0x055A0107	R4 = 0x52ADc007
	c=x, $v=x$, $n=x$, $z=0$

SLL8

31	26	25 21	20 16	15 11	10 6	5 0
	0x2C	0	rt	rd	shamt	0x00

Format: sll8 rd, rt, shamt

Purpose: Vector Shift Left Logical 8-bit

Vector shift the contents of rt by shamt and store it in rd. Each 32-bit registers represent the four vector byte values.

Description: $rd \leftarrow rt \ll shamt$

rt is shifted to the left shamt amount of times and is put into rd. Each 32-bit registers represent the four vector byte values. Status flag Z is checked and updated depending on results.

Restrictions:

Shift amount must be within 5 bits as that is the size of the shamt field.

Assembly	Machine Code
sll r9,r5,1	1011000_00000_00101_01001_00001_000000

Operand Values	Result
r5 = 0xAFAFAFAF	R9 = 0x5E5E5E5E c=0, $v=x$, $n=0$, $z=0$

SLL16

31	26	25 21	20 16	15 11	10 6	5 0
	0x2D	0	rt	rd	shamt	0x00

Format: sll16 rd, rt, shamt

Purpose: Vector Shift Left Logical 8-bit

Vector shift the contents of rt by shamt and store it in rd. Each 32-bit registers represent the two vector word values.

Description: $rd \leftarrow rt \ll shamt$

rt is shifted to the left shamt amount of times and is put into rd. Each 32-bit registers represent the two vector word values. Status flag Z is checked and updated depending on results.

Restrictions:

Shift amount must be within 5 bits as that is the size of the shamt field.

Assembly	Machine Code				
sll r9,r5,1	1011001_00000_00101_01001_00001_000000				

Operand Values	Result
r5 = 0xAFAFAFAF	R9 = 0x5F5E5F5E c=0, $v=x$, $n=0$, $z=0$

SRA8

31	26	25	21 20	16	15 1	1 10	6	5	0
	0x2C	0		rt	rd	shamt		0x03	

Format: sra8 rd,rt,shamt

Purpose: Vector Shift Right Arithmetic 8-bits

Shift the contents of rt by shamt and store it in rd for each of the four vector byte values.

Description: $rd \leftarrow rt \gg shamt$

rd receives the value of rt shifted by shamt to the right. Each of the four vector byte values are shifted. Status flag Z is checked and updated depending on results.

Restrictions:

Shift amount must be within 5 bits

Assembly	Machine Code
sra8 r4, r7, 2	101100_00000_00111_00100_00010_000011

Operand Values	Result				
r7 = 0x055A0107	R4 = 0xE916E003 c=x, v=x, n=x, z=0				

SRA16

31	26	25	21	20	16	15	11	10	6	5		0
0x2D)		0	rt		rd		shamt			0x03	

Format: sra16 rd,rt,shamt

Purpose: Vector Shift Right Arithmetic 16-bits

Shift the contents of rt by shamt and store it in rd for each of the two vector word values.

Description: $rd \leftarrow rt >> shamt$

rd receives the value of rt shifted by shamt to the right. Each of the two vector word values are shifted. Status flag Z is checked and updated depending on results.

Restrictions:

Shift amount must be within 5 bits

Assembly	Machine Code
sra16 r4, r7, 2	101101_00000_00111_00100_00010_000011

Operand Values	Result
r7 = 0x055A0107	R4 = 0xE956E003 c=x, v=x, n=x, z=0

SRL8

31	26	25	21	20	16	15	11	10	6	5	0
	0x2C	0			rt	rd		shamt		0x0	02

Format: srl8 rd,rt,shamt

Purpose: Vector Shift Right Logical 8-bits

Vector Logical shift right of the contents of rt by shamt and store in rd. Each 32-bit registers represent the four vector byte values.

Description: $rd \leftarrow rt \gg shamt$

rt is shifted to the right shamt amount of times and is put into rd. Each 32-bit registers represent the four vector byte values. Status flag Z is checked and updated depending on results.

Restrictions:

shamt can only be 5 bits at maximum.

Assembly	Machine Code
srl8 r9,r5,1	101100_00000_00101_01001_00001_000010

Operand Values	Result
r5 = 0x055A0107	R9 = 0x57575757 c=x, $v=x$, $n=x$, $z=0$

SRL16

31	26	25 21	20 16	15 11	10 6	5 0
	0x2D	0	rt	rd	shamt	0x02

Format: srl16 rd,rt,shamt

Purpose: Vector Shift Right Logical 16-bits

Vector Logical shift right of the contents of rt by shamt and store in rd. Each 32-bit registers represent the two vector word values.

Description: $rd \leftarrow rt \gg shamt$

rt is shifted to the right shamt amount of times and is put into rd. Each 32-bit registers represent the two vector word values. Status flag Z is checked and updated depending on results.

Restrictions:

shamt can only be 5 bits at maximum.

Assembly	Machine Code				
srl16 r9,r5,1	101101_00000_00101_01001_00001_000010				

Operand Values	Result
$r5 = 0 \times 055 A0107$	R9 = 0x57D757D7 c=x, $v=x$, $n=x$, $z=0$

SUB8

31	26	25 21	20 16	15 11	10 6	5 0
	0x2C	rs	rt	rd	0	0x22

Format: sub8 rd,rs,rt

Purpose: Vector Subtraction 8-bit

Vector subtract two 32-bit signed values. Each 32-bit registers represent the four vector byte values.

Description: $rd \leftarrow rs - rt$

The 32-bit source registers rs and rt are subtracting from each other and their results are stored in the 32-bit destination register rd. Each 32-bit registers represent the four vector byte values. Status flag Z is checked and updated depending on results.

Restrictions:

None

Assembly	Machine Code
sub8 r4,r8,r7	101100_01000_00111_00100_00000_100010
sub8 r9,r1,r5	101100_00001_00101_01001_00000_100010

Operand Values	Result
r8 = 0xFFFF0000	R4 = 0xFFFFF1F1
r7 = 0x0000FFFF	c=x, v=x, n=x, z=0
r1 = 0xE956E003	R9 = 0x9EA2DFE5
r5 = 0x4BB4011E	c=x, v=x, n=x, z=0

SUB16

31	26	25 21	20	16 15	11	10	5 5	0
	0x2D	rs	rt		rd	0	0x22	

Format: sub16 rd,rs,rt

Purpose: Vector Subtraction 16-bit

Vector subtract two 32-bit signed values. Each 32-bit registers represent the two vector word values.

Description: $rd \leftarrow rs - rt$

The 32-bit source registers rs and rt are subtracting from each other and their results are stored in the 32-bit destination register rd. Each 32-bit registers represent the two vector word values. Status flag Z is checked and updated depending on results.

Restrictions:

None

Assembly	Machine Code
sub16 r4,r8,r7	101101_01000_00111_00100_00000_100010
sub16 r9,r1,r5	101101_00001_00101_01001_00000_100010

Operand Values	Result
r8 = 0xFF000000	R4 = 0xFE01FFF1
r7 = 0x00FFFFFF	c=x, v=x, n=x, z=0
r1 = 0xE956E003	R9 = 0x9DA2DEE5
r5 = 0x4BB4011E	c=x, v=x, n=x, z=0

XOR8

31	26	25 21	20	16	15	11	10 6	5	0
	0x2C	rs	rt		rd		0	0x26	

Format: xor8 rd,rs,rt

Purpose: Vector Logical Exclusive OR 8-bit

Vector do a bitwise exclusive or to two 32-bit registers. Each 32-bit registers represent the four vector byte values.

Description: $rd \leftarrow rs^rt$

rs is exclusive or'ed with rt and placed into rd. Each 32-bit registers represent the four vector byte values. Status flag Zis checked and updated depending on results.

Restrictions:

None

Assembly	Machine Code
xor8 r4,r8,r7	101100_01000_00111_00100_00000_100110
xor8 r9,r1,r5	101100_00001_00101_01001_00000_100110

Operand Values	Result
r8 = 0xFFFF00B0 r7 = 0x0E00FFFF	R4 = 0xF1FFFF4F $C=x, v=x, n=x, z=0$
$r1 = 0 \times 11111111$ $r5 = 0 \times 000F0010$	R9 = 0x111E1101 c=x, v=x, n=x, z=0

XOR16

31	26	25 21	20	16 15	11	10	5 5	0
	0x2D	rs	rt		rd	0	0x26	

Format: xor16 rd,rs,rt

Purpose: Vector Logical Exclusive OR 8-bit

Vector do a bitwise exclusive or to two 32-bit registers. Each 32-bit registers represent the two vector word values.

Description: $rd \leftarrow rs^rt$

rs is exclusive or'ed with rt and placed into rd. Each 32-bit registers represent the two vector word values. Status flag Z is checked and updated depending on results.

Restrictions:

None

Assembly	Machine Code
xor16 r4,r8,r7	101101_01000_00111_00100_00000_100110
xor16 r9,r1,r5	101101_00001_00101_01001_00000_100110

Operand Values	Result
r8 = 0xFFFF00B0 r7 = 0x0E00FFFF	R4 = 0xF1FFFF4F $C=x, v=x, n=x, z=0$
$r1 = 0 \times 11111111$ $r5 = 0 \times 000F0010$	R9 = 0x111E1101 c=x, v=x, n=x, z=0

III. Verilog Implementation, Design and Verification

A. Top Level - Source Code

```
`timescale 1ns / 1ps
/*************************** C E C S 4 4 0 ********************
 * File Name: Top_tb.v
 * Project: Final Project
* Designer: Thomas Nguyen and Reed Ellison
* Email: tholinngu@gmail.com and notwreed@gmail.com
 * Rev. No.: Version 1.0
 * Rev. Date: 04/010/2019
 * Purpose: Test Fixture to Implement our Top Level Design.
 * Instantiates CPU, IO Memory, and Data Memory Modules.
 * Interconnects the Memory Modules to the CPU to allow for
 * input from both memory modles. Data can also be transmitted
 * to both Memory Modules in order to access certain locations
 * of memory within the memory modules.
* Notes:
 ******************************
module Top_tb;
      // Inputs
                            //Clock
      reg clk;
      reg rst;
                            //Reset
      // Outputs
                        //Interrupt Request
  wire intr;
                 //Interrupt Acknowledge
//Data Memory Chip Select
//Data Memory Read Select
//Data Memory Write Select
//IO Memory Chip Select
//IO Memory Read Select
//IO Memory Write Select
  wire inta;
  wire dm cs;
  wire dm rd;
  wire dm wr;
  wire io_cs;
  wire io rd;
  wire io wr;
  wire [31:0] mem to DY; //Wire from Memory Output to DY Input of CPU
  wire [31:0] madr; //Memory Address
  wire [31:0] idp;
                         //IDP Output
                   CPU
               cpu(.clk(clk),
                                                        .intr(intr),
                                                        .dm_rd(dm_rd),
                                                        .io rd(io rd),
                   .io_wr(io_wr), .dMemtoDY(mem_to_DY),
                   .madr(madr), .idp(idp));
   Data_Memory dMEM(.clk(clk), .Addr(madr[11:0]), .D_in(idp),
                   .dm cs(dm cs), .dm wr(dm wr),
                                                         .dm rd(dm rd),
                   .D out(mem to DY));
                                  .cs(io_cs),
   IO MEM
               io(.clk(clk),
                                                        .wr(io wr),
                   .rd(io_rd),
                                   .inta(inta),
                                                         .addr(madr[11:0]),
```

```
.in(idp), .intr(intr), .out(mem_to_DY));
//Initialize Clock
always #5 clk = \simclk;
   initial begin
         //Initialize Inputs
          \{clk, rst\} = 2'b0 0;
   //Format how time is displayed and sets it to display in nanoseconds.
   $timeformat(-9, 1, " ns", 9);
   //Load contents of a .dat file into the Instruction Unit Memory
   //New Enhancements
   $readmemh("iMem14_Sp19_w_isr_commented.dat", Top_tb.cpu.IU.IMEM.mem);
   //Load contents of a .dat file into the data memory
   $readmemh("dMem14_Sp19.dat", Top_tb.dMEM.mem);
   //Reset System
   @(negedge clk)
     rst = 1;
   @(negedge clk)
     rst = 0;
   end
```

B. Verilog Modules

```
`timescale 1ns / 1ps
/*************************** C E C S 4 4 0 ********************
 * File Name: CPU.v
 * Project: Final Project
* Designer: Thomas Nguyen and Reed Ellison
* Email: tholinngu@gmail.com and notwreed@gmail.com
 * Rev. No.: Version 1.0
 * Rev. Date: 04/05/2019
 * Purpose: Central Processing Unit Module that instantiates
 * the Instruction Unit, Integer Datapath, and Control Unit.
 * Input to the CPU comes from the Data Memory and Input/Output
 * Memory Modules.
 * Notes:
 module CPU(clk, rst, intr, inta, dm cs, dm rd, dm wr,
        io_cs, io_rd, io_wr, dMemtoDY, madr, idp);
  input
             clk, rst, intr; //Clock, Reset, and Interrupt Request
  input [31:0] dMemtoDY;
                               //Output of data memory module
  output inta;
                               //Interrupt Acknowledge
                              //Data Memory Chip Select, Read, and Write
  output dm cs, dm rd, dm wr,
        io cs, io rd, io wr;
                               //IO Memory Chip Select, Read, and Write
  output [31:0] madr, idp;
                               //Memory Address and IDP Output
                              //PC Load and Increment Signals
            PC_Ld, PC_Inc;
  wire
  wire [1:0] PC Sel;
                               //PC Select Signal
            IR Ld;
                               //IR Load Signal
           sp_sel, s_sel;  //Stack Pointer and S Data Signals
  wire
  wire
            IM Cs, IM Wr, IM Rd; //Instruction Memory and Data memory's
           D En, HILO ld;
                               //Write Enable for Registers, HILO Load
  wire [1:0] DA Sel, T Sel;
                                //MUX Select for IDP and for T Address
  wire [2:0] Y Sel;
                                //MUX Select for input to ALU OUT Reg
  wire [4:0] FS;
                                //Function Select Value
  wire C, V, N, Z;
                               //Status Flags
  wire [31:0] ALU OUT, D OUT;
                               //Outputs from IDP
  wire [31:0] PC Out;
                               //Program Counter Out
  wire [31:0] IR Out;
                               //Instruction Register Out
  wire [31:0] SE 16;
                               //Sign Extended 16-bits
  wire [4:0] sp_outFlags, sp_inFlags; //Stack Pointer Flags
```

```
wire [1:0] simd; //SIMD mode select
  assign madr = ALU OUT;
                            //Memory Address = ALU_OUT
  assign idp = D OUT;
                     //IDP Output = D OUT
  //Instantiate Instruction Unit
                                      .rst(rst),
                    .PC_Ld(PC_Ld),
  Instruction Unit IU(.clk(clk),
                     .PC Sel(PC Sel));
  //Instantiate Integer Datapath
                                     .reset(rst),    .sp_sel(sp_sel),
.D_En(D_En),    .HILO_ld(HILO_ld),
.Y_Sel(Y_Sel),    .PC_in(PC_Out),
.DT(SE_16),    .C(C),
  Integer Datapath IDP(.clk(clk),
                    .s_sel(s_sel),
                    .T_Sel(T_Sel),
.DY(dMemtoDY),
                     .V(V),
                                        .N(N),
.sp_inFlags(sp_inFlags),
                     .ALU_OUT(ALU_OUT), .D_OUT(D_OUT), .DA_Sel(DA_Sel),
                     Z(Z),
FS(FS).
                                        .sp_outFlags(sp_outFlags),
                                        .shamt(IR Out[10:6]),
                     .S Addr(IR Out[25:21]),.T Addr(IR Out[20:16]),
                     .D_Addr(IR_Out[15:11]),.simd_sel(simd));
  //Instantiate Control Unit
  Control_Unit CU(.clk(clk), .rst(rst), .intr(intr),
                                                  .z(Z), .v(V),
                    .c(C),
                                   .n(N),
                    .sp_sel(sp_sel), .s_sel(s_sel), .dm_cs(dm_cs),
                     .HILO ld(HILO ld), .Y sel(Y Sel),
                    .dm_rd(dm_rd), .dm_wr(dm_wr),
                     .sp_outFlags(sp_outFlags),
                     .io rd(io rd), .io wr(io wr), .FS(FS), .simd sel(simd));
```

```
`timescale 1ns / 1ps
/*****************************
 * File Name: Data Memory.v
 * Project: Lab Assignment 5
 * Designer: Thomas Nguyen
 * Email: tholinngu@gmail.com
 * Rev. No.: Version 1.1
 * Rev. Date: 03/09/2019
 * Purpose: A 4096 x 8 array register.
 * Memory module that recieves a 32 bit input for address and a 32 bit input for
 * its data input. This module has a 32 bit output for the data at the specificed
 * address. There are three status signals that indicate what the memory module
 * should do. DM CS flag functions as a chip select that activates the Memory
 * Module. The DM WR flag allows the memory module to be written to given the
 * input address and data. The DM RD flag allows the module to read the data
 * at the given address and outputs the data at that memory location.
 * Notes:
 ************************
module Data_Memory(clk, Addr, D_in, dm_cs, dm_wr, dm_rd, D_out);
  input
                   clk, dm cs, dm wr, dm rd;
            [11:0] Addr;
                             //Starting Address for memory access
  input
                               //Data Input
  input
            [31:0] D in;
  output
           [31:0] D out;
                               //Data Output
             [7:0] mem [4095:0];//4096 by 8 Memory Register
  //Sequential Block. When Chip Select and Write flags are enable
  //Write to the Memory Register starting at the given address for 4 bytes
  always@(posedge clk)
     if(dm cs == 1'b1 && dm wr == 1'b1)
        \{mem[Addr], mem[Addr + 1], mem[Addr + 2], mem[Addr + 3]\} \le D in;
     else
        \{mem[Addr], mem[Addr + 1], mem[Addr + 2], mem[Addr + 3]\} \le
        {mem[Addr], mem[Addr + 1], mem[Addr + 2], mem[Addr + 3]};
  //Continuous Assignment that assigns the 32 bit output based on cs and rd flags
  //The data at the four memory locations specified by the memory address is output
  //Else the output is High Impedence
  assign D out = (dm_cs == 1'b1 && dm_rd == 1'b1) ?
                 \{mem[Addr], mem[Addr + 1], mem[Addr + 2], mem[Addr + 3]\} : 32'bZ;
```

```
`timescale 1ns / 1ps
/************************ C E C S 4 4 0 *******************
 * File Name: IO_MEM.v
 * Project: Final Project
 * Designer: Thomas Nguyen and Reed Ellison
 * Email: tholinngu@gmail.com and notwreed@gmail.com
 * Rev. No.: Version 1.0
 * Rev. Date: 04/10/2019
 * Purpose: A 4096 x 8 array register.
 * Input/Output module that recieves a 32 bit input for address and a 32 bit input for
 * its data input. This module has a 32 bit output for the data at the specificed
 * address. There are three status signals that indicate what the memory module
 * should do. IO CS flag functions as a chip select that activates the Memory
 * Module. The IO WR flag allows the memory module to be written to given the
 * input address and data. The IO RD flag allows the module to read the data
 * at the given address and outputs the data at that memory location.
 * The IO Memory Module has additional Interrupt Signals to allow for
 * the CPU to be interrupted and then execute IO Instructions
* Notes:
 module IO MEM(clk,cs,wr,rd,inta,addr,in,intr,out);
  input
              clk, inta; //Clock, Interrupt Acknowledge
              cs, wr, rd;//Chip Select, Write Select, Read Select
  input
  input [11:0] addr;
                        //Address for Accessing Memory
  input [31:0] in;
                        //Input Data to Memory Module
  output intr;
                        //Interrupt Request
  reg intr;
  output [31:0] out;
                       //Output of Memory Module
  wire [31:0] out;
  reg [7:0] mem [0:4095]; //Array for Memory
  //Initial Block to Have the IO Subsystem
  //Output an Interrupt Request after
  //a Discrete Amount of Time to Check Interrupt
  //Functionality is accurate
  initial
  begin
     intr = 0;
     #200;
     intr = 1;
     @(posedge inta)
```

```
intr = 0;
end
//Output of IO Mem Module is based on address input only when
//Chip Select and RD Signals are active and WR is inactive
//Otherwise, the output is High Impedance
assign out = (cs & !wr & rd)? {mem[addr+0], mem[addr+1],
                               mem[addr+2], mem[addr+3]}:
                               32'hz;
//Input Data to IO Memory when CS and WR are active
//Otherwise, Data at the Addresses remain the same
always@ (posedge clk)
   begin
      if(cs & wr & !rd)
         {mem[addr+0], mem[addr+1],
          mem[addr+2], mem[addr+3]} <= in;
      else
         {mem[addr+0], mem[addr+1],
          mem[addr+2], mem[addr+3]} <=</pre>
         {mem[addr+0], mem[addr+1],
          mem[addr+2], mem[addr+3]};
   end
```

```
`timescale 1ns / 1ps
* File Name: Instruction Unit.v
* Project: Lab Assignment 6
* Designer: Reed Ellison
* Email: Reed.Ellison@student.csulb.edu
* Rev. No.: Version 1.2
* Rev. Date: 03/19/2019
* Purpose: Instantiate PC register which holds the current PC value.
* The PC value can be incremented or loaded based on its control signals.
* The PC Output access the Instruction Memory which transfers the selected
* 32'bit instruction and transfers it to the IR Register. The IR Register
* value is then output from the Instruction Unit in addition to a sign
* extended value of the first 16 bits from the IR Output.
* Notes: 3/17/2019 - PC Mux was added to for PC+4, jumps, and branches
module Instruction_Unit(clk, rst, PC_Ld, PC_Inc, IM_Cs, IM_Wr, IM_Rd, IR_Ld,
                     PC_In, PC_Out, IR_Out, SE_16, PC_Sel);
  //Clock, reset, PC load, PC Incrementer, Instruction Memory Chip Select
  //Instruction Memory Write Enable, Instruction Memory Read Enable
  //Instruction Register Load
  input
           clk, rst, PC_Ld, PC_Inc, IM_Cs, IM_Wr, IM_Rd, IR_Ld;
  input [1:0] PC Sel;
  //32'bit input to PC Mux to do PC + 4.
  input [31:0] PC In;
  //Program Counter Output, Instruction Register Output
  //IR Output 16 bits extended to 32 bits
  output [31:0] PC Out, IR Out, SE 16;
  wire [31:0] SE 16;
  wire [31:0] IMEM Out;
  //Output of PC Mux and into PC register
  wire [31:0] PC M Out;
  //Program Counter
              pc(.clk(clk), .rst(rst), .ld(PC_Ld),
                 .inc(PC Inc), .PC In(PC M Out), .PC Out(PC Out));
  //Instruction Memory
  Data_Memory IMEM(.clk(clk), .Addr(PC_Out[11:0]), .D_in(32'h0),
                 .dm_cs(IM_Cs), .dm_wr(IM_Wr), .dm_rd(IM_Rd),
```

```
.D_out(IMEM_Out));
//32'bit Loadable Register
LD_reg32 IR(.clk(clk), .reset(rst), .ld(IR_Ld), .d(IMEM_Out),
                 .q(IR_Out));
//Assign Sign Extended IR Output
assign SE_16 = {{16{IR_Out[15]}}}, IR_Out[15:0]};
//Assign PC Mux output
//PC+4: PC_Sel = 0 (default)
//Jump: PC Sel = 1
//Branch: PC_sel = 2
//JR:
        PC sel = 3
assign \ \ PC\_M\_Out = \ (PC\_Sel == 2'b01) \ ? \ \{PC\_Out[31:28], \ IR\_Out[25:0], \ 2'b00\}:
                   (PC\_Sel == 2'b10) ? \{PC\_Out + \{SE\_16[29:0], 2'b00\}\}:
                   (PC_Sel == 2'b11) ? PC_In:
                                       PC_Out;
```

```
`timescale 1ns / 1ps
/*************************** C E C S 4 4 0 ********************
 * File Name: Integer Datapath.v
 * Project: Lab Assignment 6
 * Designer: Thomas Nguyen
* Email: tholinngu@gmail.com
 * Rev. No.: Version 1.3
 * Rev. Date: 03/18/2019
 * Purpose: This module is the hardware that does all the required operations
 * for a processor. It contains and connects the ALU to an array of registers
 * allowing operations to modify array registers and memory. Inside of
 * this are also 2 32-bit registers called HI and LO that holds the upper
 * and lower 32-bits of a 64-bit result of the MULT and DIV instruction.
 * When the two instructions are selected, the HILO ld is set in order to
 * load the the registers. ALU OUT contains the values inside an array register.
 * DY and DT are input from memory and PC in is a value from the PC.
 * The IDP has 4 Pipelining registers: RS, RT, ALU PIP and DIN.
 * Notes: 3/01/2019 - This revision added the Pipeline Registers to the IDP
        3/07/2019 - Added a mux to select the destination address depending
                     on instruction type. When I-Type, DA OUT = T Addr
                     Else if R-Type, DA OUT = D Addr.
         3/17/2019 - Expanded the destination address mux to a 4 to 1
                    hex 2 and 3 have the value of 5'h1F and 5'h1D
         4/08/2019 - Added the Barrel shifter to do shifts
         4/17/2019 - Expanded the T_sel and added sp_outFlags and sp_inFlags,
                    sp sel and s sel to do stack related instructions.
 ******************************
module Integer_Datapath(clk, reset, sp_sel, s_sel, D_En, HILO_ld, T_Sel, Y_Sel,
                      DA_Sel, D_Addr, S_Addr, T_Addr, FS, shamt, sp_inFlags,
                       PC_in, DY, DT, C, V, N, Z, sp_outFlags, ALU_OUT, D_OUT,
                       simd sel);
  input
                clk, reset;
                              //Clock, Reset
                sp sel, s sel; //Stack Pointer Select and S Data Select
  input
  input
                D_En, HILO_ld; //Write enable, HILO load
  //Selector for Destination address depending on instruction type
  input [1:0] DA Sel, T Sel, simd sel;
  //Address of Registers
  input [4:0] D_Addr, S_Addr, T_Addr;
  input [2:0] Y Sel;
                              //Mux Select
  input [4:0] FS, shamt;
                               //Function Select
  input [4:0] sp inFlags; //Stack Pointer Input Flags
  input [31:0] PC in;
                              //Value from PC
  input [31:0] DY;
                              //Value from dMem
```

```
input [31:0] DT;
                   //Value from iMem
output
            C, V, N, Z; //Status Flag Output
output [4:0] sp_outFlags;
                            //Stack Pointer Out Flags
output [31:0] ALU OUT, D OUT; //Output of IDP
            c, v, n, z; //Output status flag wires from ALU 32
wire
wire
            simdz;
wire [4:0] DA OUT;
                            //Output from Destination Address MUX
wire [31:0] RS Out;
                           //Output S from regfile32
wire [31:0] DY_Out;
                           //Output from D in Pipeline register
wire [31:0] ALU wire; //Output from ALU PIP Pipeline register
wire [31:0] HI_out, LO_out; //Output from HI and LO register
wire [31:0] Y hi, Y lo;
                           //Output from ALU. Upper and Lower 32 bit
wire [31:0] Y_hi_std, Y_lo_std;
wire [31:0] Y_hi_simd; //Output from V_ALU. Upper and Lower 32 bit
wire [31:0] Y lo simd;
wire [31:0] Reg S, Reg T; //Output from Register File
wire [31:0] T MUX;
                           //Output from multiplexor
wire [4:0] sp muxOut;
                           //Stack Pointer Mux Output Wire
wire [31:0] s muxOut;
                           //S Mux Output Wire
//Arithmetic Logical Unit
            uut0(.S(s_muxOut), .T(D_OUT), .FS(FS), .shamt(shamt),
ALU 32
                 .y hi(Y hi std), .y lo(Y lo std),
                 .c(c), .v(v), .n(n), .z(z));
V ALU
            SIMD(.simd sel(simd sel), .S(s muxOut), .T(D OUT), .FS(FS),
                 .shamt(shamt), .y hi(Y hi simd), .y lo(Y lo simd), .z(simdz));
//32x32 Register
regfile32 uut1(.clk(clk), .reset(reset), .D En(D En), .D Addr(DA OUT),
                 .S Addr(sp muxOut), .T Addr(T Addr), .D(ALU OUT), .S(Reg S),
                 .T(Reg T));
//HI and LO load registers that are used when MULTI or DIV operations are used
LD reg32
              HI(.clk(clk), .reset(reset), .ld(HILO_ld), .d(Y_hi), .q(HI_out));
              LO(.clk(clk), .reset(reset), .ld(HILO ld), .d(Y lo), .q(LO out));
LD reg32
//32-bit pipeline registers that take output operands of the regfile32's S and T
              RS(.clk(clk), .reset(reset), .D(Reg S), .Q(RS Out));
REG32
              RT(.clk(clk), .reset(reset), .D(T MUX), .Q(D OUT));
//32-bit pipeline register that loads the y_lo value from the ALU32
         ALU PIP(.clk(clk), .reset(reset), .D(Y lo), .Q(ALU wire));
//32-bit pipeline register that loads the value from memory (DY)
             DIN(.clk(clk), .reset(reset), .D(DY), .Q(DY Out));
REG32
```

```
//\text{A} 2 to 1 multiplexor that sets T MUX to DT from iMem or T from the regfile
assign T MUX = (T Sel == 2'b01) ? DT :
                 (T_Sel == 2'b10) ? PC_in :
                  (T_Sel == 2'b11) ? {27'b0, sp_inFlags} :
                                     Reg T;
//A 5 to 1 multiplexor that sets ALU OUT to HI LO registers, ALU, DY
//or PC in. Defaults is Y lo of the ALU
assign ALU_OUT = (Y_Sel == 3'h1) ? HI_out:
                 (Y Sel == 3'h2) ? LO out:
                  (Y Sel == 3'h3) ? DY Out:
                  (Y_Sel == 3'h4) ? PC_in:
                                    ALU_wire;
//MUX Output allows for the S_Addr to Reg File to either be the
//passed in S Addr or the Stack Pointer Register Location (5'h1D)
assign sp muxOut = (sp sel) ? 5'h1D : S Addr;
//Select the Input to the S input of the ALU
//If s sel is active, input the ALU OUT Value
//Otherwise, input the value from the RS Out Register
assign s_muxOut = (s_sel) ? ALU_OUT : RS_Out;
//Captures Stack Pointer Output Flags from DY Out[4:0]
assign sp_outFlags = DY_Out[4:0];
//When I-Type instruction is being used, DA_Sel = 0 so that the destination
//address will use the T_Addr. If R-type then D_Addr will be use (DA_Sel = 1)
//When in RESET state of the MCU, DA Sel == 3 and when in INTR 1 state it is 2
assign DA OUT = (DA Sel == 2'h1) ? D Addr:
                 (DA Sel == 2'h2) ? 5'h1F:
                 (DA\_Sel == 2'h3) ? 5'h1D:
                                     T Addr;
//Select Status flags and Y_hi/Y_lo data based on simd mode. 0 is standard
assign \{C, V, N, Z\} = (simd sel == 2'b0) ? \{c, v, n, z\} :
                                            {1'bx, 1'bx, 1'bx, simdz};
assign \{Y \text{ hi, } Y \text{ lo}\} = (\text{simd sel} == 2'\text{b0}) ? \{Y \text{ hi std, } Y \text{ lo std}\} :
                                             {Y hi simd, Y lo simd};
```

```
`timescale 1ns / 1ps
/**************************** C E C S 4 4 0 *********************
 * File Name: Instruction Unit.v
 * Project: Lab Assignment 6
 * Designer: Reed Ellison
* Email: Reed.Ellison@student.csulb.edu
 * Rev. No.: Version 1.5
 * Rev. Date: 04/17/2019
 * Purpose: State machine implementing the MIPS Control Unit (MCU) for the
 * major cycles of fetch, decode and various execute instructions and write
 * back states.
 * Notes: 4/08/2019 - Added lui, ori, sw, addi and shift instructions.
         4/13/2019 - Added bne, beq, lw, ori, mflo, mfhi, mult, div instructions
         4/14/2019 - Added xor, xori, slt, slti, jr instructions
         4/15/2019 - Added blez, bgtz, setie instructions
         4/17/2019 - Expanded the T sel and added sp outFlags and sp inFlags,
                    sp sel and s sel to do stack related instructions.
                    Added reti and expanded interrupt states.
 ************************
module Control Unit(clk, rst, intr, c, n, z, v, IR, int ack, pc sel, pc ld,
                  pc inc, ir ld, im cs, im rd, im wr, D En, DA sel, T sel,
                  sp_sel, s_sel, HILO_ld, Y_sel, sp_inFlags, sp_outFlags,
                  dm cs, dm rd, dm wr, io cs, io rd, io wr, FS, simd sel);
  input
                   clk, rst, intr;//Clock, Reset, and Interrupt Request
  input
                   c, n, z, v; //Flags
            [4:0] sp_inFlags; //Stack Pointer In Flags
  input
  input
           [31:0] IR;
                                //Instruction Register
  //Outputs
  output req
                  pc ld, pc inc; //Program Counter load and increment
  output reg [1:0] pc_sel, DA_sel;//Program Counter Input select
                                 //and Dest. Addr Select
  output reg
                   ir ld, im cs, //Instruction Reg. load and
                   im_rd, im_wr; //Instruction Memory Chip Select and
                                 //Read and Write signals
  output reg
                   D En, HILO ld; //Write Enable, T Select and Hi Lo Load
                            //T Value Select
  output reg [1:0] T sel;
  output reg [2:0] Y_sel;
                                //ALU Out Select
                  dm cs, dm rd, dm wr;//Data Memory chip select, read and write
  output reg
                  io_cs, io_rd, io_wr;//IO Memory chip select, read and write
  output reg
                            //Function Select
  output reg [4:0] FS;
  output reg [4:0] sp outFlags; //Stack Pointer Output Flags
                 s sel, sp sel; //S Sel and Stack Pointer Select
  output reg
  output reg [1:0] simd sel; //SIMD mode select. 0=std, 1=8bit, 2=16bit
                                //interrupt acknowledge
  output
             int ack;
              int_ack;
  reg
```

```
integer i;
//States of control unit
parameter
  RESET = 00, FETCH
                     = 01, DECODE = 02, ADD = 10,
  ADDU = 11, AND
                      = 12, ORI = 20, JR = 8,
  JR2 = 408, BEO
                      = 24, BEQ2
                                    = 424,
  BNE = 25, BNE2
                      = 425, SRL
                                   = 50,
  ADDI = 51, SRA
                      = 52, SLT
                                    = 53, SLL = 54,
  SLTI = 55, LW 2
                      = 57, MULT
                                   = 58, MFLO = 59,
  MFHI = 60, SLTU
                     = 61, OR
                                   = 62, NOR = 63,
  XOR = 64, DIV
                      = 65, XORI
                                    = 66, SLTIU = 67,
                      = 69, BLEZ = 70, BLEZ_2 = 71,
  ANDI = 68, SUB
  BGTZ = 72, BGTZ 2 = 73, SETIE = 74, INPUT = 75,
  INPUT 2 = 76, OUTPUT = 77, OUTPUT 2 = 78,
  RETI = 79, RETI 2 = 80, RETI 3 = 81,
  RETI_4 = 82, RETI_5 = 83, RETI_6 = 84,
  ROTL = 88, ROTR
                      = 89, CLR
                                   = 90,
                      = 92, MOV = 93,
  CLR 2 = 91, NOP
  MOV 2 = 94, PUSH
                      = 95, PUSH 2 = 96,
  PUSH 3 = 97, PUSH 4
                      = 98, POP
                                   = 99,
  POP_2 = 100, POP_3 = 101, POP_4 = 102,
  POP 5 = 103, SUBU
                      = 104,
  LUI = 21, LW
                      = 22, SW = 23,
  WB ALU = 30, WB IMM = 31, WB DIN = 32,
  WB HI = 33, WB LO = 34, WB MEM = 35,
  J = 37, JAL
                       = 38,
  SIMD8 = 300, SIMD16 = 301, WB ALU SIMD = 302,
  ADD SIMD = 303, SUB SIMD = 304, MULT SIMD = 305,
  DIV_SIMD = 305, AND_SIMD = 306, OR_SIMD = 307,
  XOR SIMD = 308, NOR SIMD = 309, SLL SIMD = 310,
  SRL SIMD = 311, SRA SIMD = 312, ROTL SIMD = 313,
  ROTR SIMD = 314,
  INTR 1 = 501, INTR 2 = 502, INTR 3 = 503,
  INTR 4 = 504, INTR 5 = 505, INTR 6 = 506,
  BREAK = 510, ILLEGAL OP = 511;
//ALU Opcodes for Function Select
parameter
  pass_s = 5'h00, pass_t = 5'h01, add = 5'h02,
  addu_{=} = 5'h03, sub_{=} = 5'h04, subu_{=} 5'h05,
         = 5'h06, sltu_ = 5'h07, and_ = 5'h08,
  slt_
        = 5'h09, xor_
                       = 5'h0A, nor = 5'h0B,
  srl_
        = 5'h0C, sra
                       = 5'h0D, sll_{-} = 5'h0E,
        = 5'h0F, inc4 = 5'h10, dec = 5'h11,
        = 5'h12, zeros_ = 5'h13, ones_ = 5'h14,
  sp_init_ = 5'h15, andi_ = 5'h16, ori_ = 5'h17,
```

```
lui_ = 5'h18, xori_ = 5'h19, rotl_ = 5'h1A,
         = 5'h1B, clr_ = 5'h1C, mul_ = 5'h1E,
  rotr_
  div_{-} = 5'h1F;
req [8:0] state;
//Flags
reg psi, psc, psv, psn, psz;
reg nsi, nsc, nsv, nsn, nsz;
always@(posedge clk, posedge rst)
  if(rst)
     {psi, psc, psv, psn, psz} <= 5'b0;
  else begin
     {psi, psc, psv, psn, psz} <= {nsi, nsc, nsv, nsn, nsz};
always @(posedge clk, posedge rst)
  if(rst)
     begin
        //control word assignments for "deasserting" everything
        @(negedge clk)
        {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0;
                                             = 3'b0 0 0;
        {im cs, im rd, im wr}
        {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
        {dm cs, dm rd, dm wr}
                                             = 3'b0 0 0;
                                             = 3'b0 0 0;
        {io_cs, io_rd, io_wr}
        {sp_sel, s_sel}
                                             = 2'b0 0;
        int ack = 1'b0;
                                          FS = sp init; //Gets value 0x3FC
        simd sel = 2'b00;
        #1 {nsi, nsc, nsv, nsn, nsz} = 5'b0;
        state = RESET;
     end
   else
     case (state)
        FETCH:
           if(int ack == 0 && (intr == 1 && psi == 1))
              begin /*new interrupt pending, prepare for ISR*/
                 //control word assignments for "deasserting" everything
                 @(negedge clk)
                 {pc sel, pc ld, pc inc, ir ld}
                                                    = 5'b00 0 0 0;
                 {im cs, im rd, im wr}
                                                     = 3'b0 0 0;
                 {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
                 {dm_cs, dm_rd, dm_wr}
                                                     = 3'b0 0 0;
                                                      = 3'b0 0 0;
                 {io cs, io rd, io wr}
                 {sp sel, s sel}
                                                     = 2'b0 0;
                 int ack = 1'b0;
                                                   FS = 5'h0;
                 simd sel = 2'b00;
                 #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
                 state = INTR 1;
```

```
end
  else
     begin /*no new interrupt pending, fetch and instruction*/
         if((int ack == 1 && intr == 0) || (psi == 1 && intr == 0))
            int ack = 1'b0;
        // control word assignemtns: IR <-- iM[PC], PC <-- PC + 4
         @(negedge clk)
         {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 1 1;
         {im_cs, im_rd, im_wr}
                                              = 3'b1 1 0;
        {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
         {dm cs, dm rd, dm wr}
                                             = 3'b0 0 0;
        {io cs, io rd, io wr}
                                             = 3'b0 0 0;
         {sp_sel, s_sel}
                                             = 2'b0 0;
        int ack = 1'b0;
                                           FS = 5'h0;
        simd sel = 2'b00;
        #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
        state = DECODE;
      end
RESET:
  begin
     // control word assignments: $sp <-- ALU OUT(32'h3FC)</pre>
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
      {im cs, im rd, im wr}
                                         = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b1 11 00 0 000;
     {dm_cs, dm_rd, dm_wr}
                                          = 3'b0 0 0;
     {io cs, io rd, io wr}
                                          = 3'b0 0 0;
                                          = 2'b0 0;
     {sp sel, s sel}
     int ack = 1'b0;
                                        FS = 5'h0;
     simd sel = 2'b00;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
  end
DECODE:
  begin
     @(negedge clk)
     if(IR[31:26] == 6'h0) // check for MIPS format
        begin // it is an R-type format
              // control word assignements: RS <-- 4rs,
              //RT <-- $rt (default)</pre>
            {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
            {im cs, im rd, im wr}
                                                = 3'b0 0 0;
            {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
                                                = 3'b0 0 0;
            {dm cs, dm rd, dm wr}
           {io_cs, io_rd, io_wr}
                                                = 3'b0 0 0;
                                                = 2'b0 0;
            {sp_sel, s_sel}
           int ack = 1'b0;
                                             FS = 5'h0;
            simd sel = 2'b00;
           \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
           case (IR[5:0])
               6'h00 : state = SLL;
```

```
6'h02 : state = SRL;
         6'h03 : state = SRA;
         6'h04 : state = ROTL;
         6'h05 : state = ROTR;
        6'h06 : state = CLR;
        6'h07 : state = NOP;
         6'h09 : state = MOV;
        6'h08 : state = JR;
        6'h10 : state = MFHI;
        6'h12 : state = MFLO;
        6'h13 : state = PUSH;
        6'h14 : state = POP;
        6'h0D : state = BREAK;
        6'h18 : state = MULT;
        6'h1A : state = DIV;
        6'h1F : state = SETIE;
        6'h20 : state = ADD;
        6'h21 : state = ADDU;
        6'h22 : state = SUB;
        6'h23 : state = SUBU;
        6'h24 : state = AND;
        6'h25 : state = OR;
        6'h26 : state = XOR;
        6'h27 : state = NOR;
        6'h2A : state = SLT;
        6'h2B : state = SLTU;
        default: state = ILLEGAL OP;
     endcase
   end // end of if statement for R-type format
else
  begin // it is an I-type or J-type format
        // control word assignments: RS <-- $rs,
        //RT <-- DT(se 16)
      {pc_sel, pc_ld, pc_inc, ir_ld}
                                         = 5'b00 0 0 0;
                                           = 3'b0 0 0;
      {im_cs, im_rd, im_wr}
      {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 01 0 000;
                                          = 3'b0 0 0;
      {dm_cs, dm_rd, dm_wr}
      {io_cs, io_rd, io_wr}
                                           = 3'b0 0 0;
                                           = 2'b0 0;
      {sp sel, s sel}
                                        FS = 5'h0;
     int ack = 1'b0;
      simd sel = 2'b00;
      #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, psc, psv, psn, psz \};
     case (IR[31:26])
        6'h02 : state = J;
        6'h03 : state = JAL;
        6'h04 : state = BEQ;
        6'h05 : state = BNE;
        6'h06 : state = BLEZ;
        6'h07 : state = BGTZ;
        6'h08 : state = ADDI;
```

```
6'h0A : state = SLTI;
     6'h0B : state = SLTIU;
     6'h0C : state = ANDI;
     6'h0D : state = ORI;
     6'h0E : state = XORI;
     6'h0F : state = LUI;
     6'h1C : state = INPUT;
     6'h1D : state = OUTPUT;
     6'h1E : state = RETI;
     6'h23 : state = LW;
     6'h2B : state = SW;
     6'h2C : state = SIMD8;
     6'h2D : state = SIMD16;
     default: state = ILLEGAL OP;
  endcase
  // Case of Branches
  // if T sel = 0, RT <- $rt
      IR[15:0] will be used
  if(state == BEQ || state == BNE ||
     state == BGTZ || state == BLEZ)
     T sel = 2'b0;
  else
     T sel = 2'b1;
  // Case when SIMD8 or SIMD16. Checks again for IR[5:0]
  if(state == SIMD8 || state == SIMD16) begin
     if(state == SIMD8)
        simd sel = 2'b01;
     else
        simd sel = 2'bl0;
     T sel = 2'b0;
     case(IR[5:0])
        6'h00 : state = SLL SIMD;
        6'h02 : state = SRL SIMD;
        6'h03 : state = SRA SIMD;
        6'h04 : state = ROTL SIMD;
        6'h05 : state = ROTR SIMD;
        6'h18 : state = MULT SIMD;
        6'h1A : state = DIV SIMD;
        6'h20 : state = ADD SIMD;
        6'h22 : state = SUB SIMD;
        6'h24 : state = AND SIMD;
        6'h25 : state = OR SIMD;
        6'h26 : state = XOR SIMD;
        6'h27 : state = NOR SIMD;
        default: state = ILLEGAL OP;
     endcase
  end
end // end of else statement for I-type or J-type formats
```

```
end // end of DECODE
ADD:
  begin
     // control word assignments: ALU OUT <-- RS($rs) + RT($rt)
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im_cs, im_rd, im_wr}
                                        = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     \{dm cs, dm_rd, dm_wr\} = 3'b0_0_0;
                                     = 3'b0_0_0;
     {io_cs, io_rd, io_wr}
     int_ack = 1'b0;
                                     FS = add;
                                       = 2'b0 0;
     {sp sel, s sel}
     \#1 \ \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, c, v, n, z \};
     state = WB ALU;
  end
 SUB:
  begin
     // control word assignments: ALU OUT <-- RS($rs) - RT($rt)
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im rd, im wr}
                                        = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     \{dm cs, dm rd, dm wr\} = 3'b0 0 0;
                                        = 3'b0 0 0;
     {io cs, io rd, io wr}
     int ack = 1'b0;
                                     FS = sub ;
     {sp sel, s sel}
                                      = 2'b0 0;
     #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, c, v, n, z \};
     state = WB ALU;
  end
ADDU:
  begin
     // control word assignments: ALU OUT <-- RS($rs) + RT($rt)</pre>
     @(negedge clk)
     {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0;
     {im_cs, im_rd, im_wr}
                                        = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0 00 00 0 000;
     {dm cs, dm_rd, dm_wr}
                                       = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
                                        = 3'b0 0 0;
     int_ack = 1'b0;
{sp sel, s sel}
                                     FS = addu ;
                                         = 2'b0 0;
     #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, c, v, n, z \};
     state = WB ALU;
  end
 SUBU:
  begin
     // control word assignments: ALU OUT <-- RS($rs) - RT($rt)
     @(negedge clk)
                                     = 5'b00 0 0 0;
     {pc sel, pc ld, pc inc, ir ld}
     {im_cs, im_rd, im_wr}
                                        = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
```

```
= 3'b0_0_0;
= 3'b0_0_0;
      {dm cs, dm rd, dm wr}
     {io cs, io rd, io wr}
     int ack = 1'b0;
                                     FS = subu ;
                                        = 2'b0 0;
     {sp sel, s sel}
     #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, c, v, n, z \};
     state = WB ALU;
   end
CLR:
  begin
     // control word assignments: ALU OUT <-- 0x0000
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im_rd, im_wr}
                                       = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_01_00_0_000;
     {dm_cs, dm_rd, dm_wr} = 3'b0 0 0;
                                       = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
     int ack = 1'b0;
                                     FS = zeros ;
     {sp sel, s sel}
                                        = 2'b0 0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = CLR 2;
   end
CLR 2:
   begin
     // control word assignments: RT($rt) <-- ALU OUT
     @(negedge clk)
     {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0;
                                        = 3'b0 0 0;
     {im cs, im rd, im wr}
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b1_00_00_0_000;
     {dm cs, dm rd, dm wr}
                                       = 3'b0 0 0;
                                      = 3'b0_0_0;
     {io cs, io rd, io wr}
     int ack = 1'b0;
                                     FS = 0;
                                        = 2'b0 0;
     {sp sel, s sel}
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
   end
MOV:
  begin
      // control word assignments: ALU_OUT <-- RS($rs)</pre>
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im rd, im wr}
                                        = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
     {dm_cs, dm_rd, dm_wr}
                                       = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
                                      = 3'b0 0 0;
                                     FS = 0;
     int_ack = 1'b0;
                                     = 2'b0 0;
     {sp sel, s sel}
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = MOV 2;
   end
MOV_2:
```

```
begin
                // control word assignments: RT($rt) <-- ALU OUT
                @(negedge clk)
                {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                \{im\ cs,\ im\ rd,\ im\ wr\} = 3'b0 0 0;
                {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b1_00_00_0_000;
                {dm_cs, dm_rd, dm_wr} = 3'b0_0_0;
                {io cs, io_rd, io_wr}
                                                  = 3'b0 0 0;
                int ack = 1'b0;
                                                FS = 0;
                                                   = 2'b0 0;
                {sp_sel, s_sel}
                \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
                state = FETCH;
              end
           XOR:
             begin
                // control word assignments: ALU OUT <-- RS($rs) ^ {16'h0,
RT($rt[15:0])}
                @(negedge clk)
                {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00 0 0 0;
                \{im\ cs,\ im\ rd,\ im\ wr\} = 3'b0 0 0;
                {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
                {dm_cs, dm_rd, dm_wr} = 3'b0_0_0;
{io_cs, io_rd, io_wr} = 3'b0_0_0;
                {io_cs, io_rd, io_wr}
                                                FS = xor_;
                int ack = 1'b0;
                {sp_sel, s_sel}
                                                   = 2'b0 0;
                #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, n, z};
                state = WB ALU;
              end
           XORI:
             begin
                // control word assignments: ALU OUT <-- RS($rs) ^ RT($rt)</pre>
                @(negedge clk)
                {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                {im_cs, im_rd, im wr}
                                                   = 3'b0 0 0;
                {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
                {dm cs, dm rd, dm wr}
                                        = 3'b0 0 0;
                                                   = 3'b0 0 0;
                {io_cs, io_rd, io_wr}
                int_ack = 1'b0;
                                                FS = xori ;
                                                   = 2'b0 0;
                {sp sel, s sel}
                \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, n, z};
                state = WB IMM;
              end
           AND:
             begin
                // control word assignments: ALU OUT <-- RS($rs) & RT($rt)
                @(negedge clk)
                {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                {im_cs, im_rd, im_wr} = 3'b0 0 0;
                {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
                                                   = 3'b0 0 0;
                 {dm_cs, dm_rd, dm_wr}
```

```
= 3'b0_0_0;
     {io cs, io rd, io wr}
     int ack = 1'b0;
                                    FS = and ;
                                    = 2'b0 0;
     {sp_sel, s_sel}
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, n, z};
     state = WB ALU;
  end
PUSH:
  begin
     // control word assignments: DM[--$SP] <-- $RT</pre>
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im_cs, im_rd, im wr}
                                       = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_01_00_0_000;
     {dm cs, dm rd, dm wr}
                                      = 3'b0 0 0;
                                    = 3'b0_0_0;
     {io_cs, io_rd, io_wr}
     int ack = 1'b0;
                                    FS = 0;
     {sp sel, s sel}
                                     = 2'b1 0;
     #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, c, v, n, z \};
     state = PUSH 2;
  end
PUSH 2:
  begin
     // control word assignments: ALU OUT <-- RS($sp)-4; RT <-- R[$RT]
     @(negedge clk)
     {pc sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im_cs, im_rd, im_wr}
                                       = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_01_00_0_000;
     \{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
     {io cs, io rd, io wr}
                                      = 3'b0 0 0;
                                    FS = dec4;
     int ack = 1'b0;
     {sp sel, s sel}
                                    = 2'b0 0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = PUSH 3;
  end
PUSH 3:
     // control word assignments: DM[ALU OUT] <- RT($rt)</pre>
                               ALU_OUT <-- ALU_OUT($SP-4)
     //
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im rd, im wr}
                                      = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 01 00 0 000;
     {dm_cs, dm_rd, dm wr}
                                      = 3'b1 0 1;
     {io_cs, io_rd, io_wr}
                                     = 3'b0 0 0;
                                    FS = 0;
     int_ack = 1'b0;
                                    = 2'b0 1;
     {sp sel, s sel}
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = PUSH 4;
  end
PUSH 4:
```

```
begin
     // control word assignments: R[$SP] <-- ALU OUT($sp-4)
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     \{im\ cs,\ im\ rd,\ im\ wr\} = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b1 11 00 0 000;
     \{dm cs, dm rd, dm wr\} = 3'b0 0 0;
                                      = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
     int ack = 1'b0;
                                    FS = 0;
                                      = 2'b0 0;
     {sp_sel, s_sel}
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
  end
POP:
  begin
     // control word assignments: RT[\$rt] \leftarrow DM[\$SP++]
                   RS <-- R[$SP]
     //
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00 0 0 0;
     {im_cs, im_rd, im_wr}
                                      = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     \{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
                                     = 3'b0_0_0;
     {io_cs, io_rd, io_wr}
                                    FS = 0;
     int ack = 1'b0;
     {sp_sel, s_sel}
                                       = 2'b1 0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = POP 2;
  end
POP 2:
  begin
     // control word assignments: ALU OUT <-- RS($SP)
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im_cs, im_rd, im wr}
                                      = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0 0 0;
                                      = 3'b0_0_0;
     {io_cs, io_rd, io_wr}
     int_ack = 1'b0;
                                    FS = 0;
                                      = 2'b0 0;
     {sp sel, s sel}
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
    state = POP 3;
  end
POP 3:
  begin
     // control word assignments: D_IN <-- DM[ALU_OUT]</pre>
                               ALU OUT <-- ALU OUT ($SP)
     @(negedge clk)
                                   = 5'b00 0 0 0;
     {pc sel, pc ld, pc inc, ir ld}
     {im_cs, im_rd, im_wr}
                                      = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
```

```
= 3'b1_1_0;
= 3'b0_0_0;
     {dm cs, dm rd, dm wr}
     {io cs, io rd, io wr}
     int ack = 1'b0;
                                     FS = 0;
                                        = 2'b0 1;
     {sp sel, s sel}
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = POP 4;
  end
POP 4:
  begin
     // control word assignments: RT[$rt] <- D IN</pre>
     //
                                 ALU OUT <-- ALU OUT($sp) + 4
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld}
                                      = 5'b00 0 0 0;
     {im cs, im rd, im wr}
                                        = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b1_00_00_0_011;
                                       = 3'b0 0 0;
     {dm_cs, dm_rd, dm_wr}
     {io cs, io rd, io wr}
                                        = 3'b0 0 0;
     int ack = 1'b0;
                                     FS = inc4;
                                        = 2'b0 1;
     {sp sel, s sel}
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, c, v, n, z};
     state = POP 5;
  end
POP 5:
  begin
     // control word assignments: R(sp) <-- ALU OUT((sp+4)</pre>
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00 0 0 0;
                                     = 3'b0 0 0;
     {im cs, im rd, im wr}
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b1 11 00 0 000;
     {dm_cs, dm_rd, dm_wr}
                                       = 3'b0 0 0;
                                        = 3'b0_0_0;
     {io_cs, io_rd, io_wr}
     int ack = 1'b0;
                                     FS = 0;
     {sp sel, s sel}
                                        = 2'b0 0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
  end
NOP:
  begin
     // control word assignments: Do Nothing - ALU OUT <- ALU OUT
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00 0 0 0;
     {im cs, im rd, im wr}
                                       = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     {dm_cs, dm_rd, dm_wr}
                                       = 3'b0 0 0;
                                     = 3'b0_0_0;
     {io cs, io rd, io wr}
     int ack = 1'b0;
                                     FS = 0;
     {sp sel, s sel}
                                        = 2'b0 1;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
   end
```

```
ANDI:
  begin
     // control word assignments: ALU_OUT <-- RS($rs) & RT(se_16)</pre>
     @(negedge clk)
     {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0;
     {im cs, im rd, im wr}
                                        = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
     {dm cs, dm rd, dm wr}
                                       = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
                                         = 3'b0_0_0;
     int ack = 1'b0;
                                     FS = andi;
     {sp sel, s sel}
                                         = 2'b0 0;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, n, z};
     state = WB IMM;
  end
OR:
  begin
     // control word assignments: ALU OUT <-- RS($rs) | RT($rt)
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im rd, im wr}
                                       = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     {dm cs, dm_rd, dm_wr}
                                   = 3'b0 0 0;
     {io cs, io rd, io wr}
                                        = 3'b0 0 0;
     int ack = 1'b0;
                                     FS = or ;
     {sp_sel, s_sel}
                                         = 2'b0 0;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, n, z};
     state = WB ALU;
  end
NOR:
  begin
     // control word assignments: ALU OUT <-- ~(RS($rs) | RT($rt))
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im rd, im wr}
                                        = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     {dm cs, dm rd, dm wr}
                                    = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
                                        = 3'b0 0 0;
     int_ack = 1'b0;
                                      FS = nor ;
                                        = 2'b0 0;
     {sp sel, s sel}
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, n, z};
     state = WB ALU;
  end
ROTL:
  begin
     // control word assignments: ALU OUT <--
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im_cs, im_rd, im_wr} = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
     {dm_cs, dm_rd, dm_wr}
                                         = 3'b0 0 0;
```

```
= 3'b0_0_0;
     {io cs, io rd, io wr}
     int_ack = 1'b0;
                                     FS = rotl;
                                     = 2'b0 0;
     {sp_sel, s_sel}
     #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, c, psv, n, z \};
     state = WB ALU;
  end
ROTR:
  begin
     // control word assignments: ALU OUT <--
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im_cs, im_rd, im wr}
                                        = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     {dm cs, dm rd, dm wr}
                                       = 3'b0 0 0;
                                     = 3'b0 0_0;
     {io_cs, io_rd, io_wr}
     int_ack = 1'b0;
                                     FS = rotr ;
     {sp sel, s sel}
                                       = 2'b0 0;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, c, psv, n, z};
     state = WB ALU;
  end
MULT:
  begin
     // control word assignments: {Hi,Lo} <-- RS($rs) * RT($rt)
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im_cs, im_rd, im_wr}
                                       = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_1_000;
     \{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
     {io cs, io rd, io wr}
                                     = 3'b0 0 0;
     int ack = 1'b0;
                                     FS = mul;
     {sp sel, s sel}
                                     = 2'b0 0;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, n, z};
     state = FETCH;
  end
DIV:
     // control word assignments: {Hi} <-- RS($rs) / RT($rt)
     // {Lo} <-- RS($rs) % RT($rt)
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
{im_cs, im_rd, im_wr} = 3'b0_0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 1 000;
     {dm_cs, dm_rd, dm wr}
                                       = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
                                       = 3'b0 0 0;
                                     FS = div ;
     int_ack = 1'b0;
                                     = 2'b0 0;
     {sp sel, s sel}
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, n, z};
     state = FETCH;
  end
MFLO:
```

```
begin
     // control word assignments: RD($rd) <-- Lo
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     \{im\ cs,\ im\ rd,\ im\ wr\} = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b1_01_00_0_010;
     \[ \dm_cs, dm_rd, dm_wr\] = 3'b0_0_0;
     {io cs, io_rd, io_wr}
                                       = 3'b0 0 0;
     int ack = 1'b0;
                                     FS = 0;
                                       = 2'b0 0;
     {sp_sel, s_sel}
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
  end
MFHI:
  begin
     // control word assignments: RD($rd) <-- Hi
     @(negedge clk)
     {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0;
     {im_cs, im_rd, im wr}
                                       = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b1 01 00 0 001;
                              = 3'b0_0 0;
     {dm cs, dm rd, dm wr}
     {io_cs, io_rd, io_wr}
                                       = 3'b0 0 0;
                                       = 2'b0 0;
     {sp sel, s sel}
     int ack = 1'b0;
                                     FS = 0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
  end
SETIE:
  begin
     // control word assignments: psi <- 1'b1
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     \{im\ cs,\ im\ rd,\ im\ wr\} = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0000;
                                       = 3'b0 0 0;
     {dm cs, dm rd, dm wr}
     {io cs, io rd, io wr}
                                       = 3'b0 0 0;
                                       = 2'b0_0;
     {sp sel, s sel}
     int ack = 1'b0;
                                     FS = 0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {1'b1, psc, psv, psn, psz};
     state = FETCH;
  end
BEQ:
  begin
     // control word assignments: ALU_OUT <--</pre>
     //RS($rs) - RT($rt)
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     \{im_cs, im_rd, im_wr\} = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
                                        = 3'b0 0 0;
     {dm_cs, dm_rd, dm_wr}
```

```
{io cs, io rd, io wr}
                                         = 3'b0 0 0;
                                       = 2'b0_0;
     {sp sel, s_sel}
     int ack = 1'b0;
                                      FS = sub;
     #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, c, v, n, z \};
     state = BEQ2;
   end
BEQ2:
  begin
     // control word assignments: PC <--
     //PC + signext(IR[15:0]) << 2
     @(negedge clk)
     if(psz == 1'b1)
        {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b10 1 0 0;
     else
        {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
      {im_cs, im_rd, im_wr}
                                         = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
     {dm cs, dm rd, dm wr}
                                        = 3'b0 0 0;
                                         = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
     {sp sel, s sel}
                                        = 2'b0 0;
     int ack = 1'b0;
                                       FS = 5'h00;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
  end
BNE:
  begin
  //Dump Registers;
     // control word assignments: ALU OUT <--
     //RS($rs) - RT($rt)
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im rd, im wr}
                                        = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     {dm_cs, dm_rd, dm_wr}
                                    = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
                                         = 3'b0 0 0;
                                       = 2'b0_0;
     {sp sel, s sel}
                                      FS = sub_{;}
     int ack = 1'b0;
     #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, c, v, n, z \};
     state = BNE2;
  end
BNE2:
  begin
     // control word assignments: PC <--
     //PC + signext(IR[15:0])<<2
     @(negedge clk)
     if(psz == 1'b0)
        {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b10_1_0_0;
     else
        {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
      {im_cs, im_rd, im_wr}
                                          = 3'b0 0 0;
```

```
{D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
                                                 = 3'b0 0 0;
                {dm cs, dm rd, dm wr}
                                                  = 3'b0 0 0;
                {io_cs, io_rd, io_wr}
                                                  = 2'b0 0;
                {sp sel, s sel}
                int ack = 1'b0;
                                              FS = 5'h00;
                \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
                state = FETCH;
              end
           BLEZ:
             begin
                // control word assignments: ALU OUT <--
                //RS($rs) - RT($rt)
                @(negedge clk)
                {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                {im_cs, im_rd, im_wr} = 3'b0 0 0;
                {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
                {dm cs, dm rd, dm wr}
                                                 = 3'b0 0 0;
                {io_cs, io_rd, io_wr}
                                                  = 3'b0 0 0;
                {sp_sel, s_sel}
                                                 = 2'b0 0;
                int_ack = 1'b0;
                                       FS = sub;
                #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, c, v, n, z \};
                state = BLEZ 2;
             end
           BLEZ 2:
             begin
                // control word assignments: RS($rs) <= 0 ? PC <- PC+s ext(IR[15:0]
<<2
                @(negedge clk)
                if(psn == 1 || psz == 1)
                   {pc sel, pc ld, pc inc, ir ld} = 5'b10 1 0 0;
                else
                   {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                {im_cs, im_rd, im_wr} = 3'b0 0 0;
                {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
                                                  = 3'b0 0 0;
                {dm cs, dm rd, dm wr}
                {io cs, io rd, io wr}
                                                  = 3'b0 0 0;
                                                  = 2'b0_0;
                {sp sel, s sel}
                int ack = 1'b0;
                                                FS = 0;
                #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
                state = FETCH;
             end
           BGTZ:
             begin
                // control word assignments: ALU_OUT <--</pre>
                //RS($rs) - RT($rt)
                @(negedge clk)
                {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                \{im_cs, im_rd, im_wr\} = 3'b0 0 0;
                {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
                                                   = 3'b0 0 0;
                {dm_cs, dm_rd, dm_wr}
```

```
{io_cs, io_rd, io_wr} = 3'b0_0_0;
{sp_sel, s_sel} = 2'b0_0;
                 {sp_sel, s_sel}
                 int ack = 1'b0;
                                                  FS = sub;
                 #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, c, v, n, z \};
                 state = BGTZ 2;
              end
           BGTZ 2:
              begin
                 // control word assignments: RS(\$rs) >= 0 ? PC <- PC+s ext(IR[15:0]
<<2
                 @(negedge clk)
                 if(psn == 0 \mid \mid psz == 1)
                    {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b10_1_0_0;
                 else
                   {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
m cs, im rd, im wr} = 3'b0_0_0;
                 {im_cs, im_rd, im_wr}
                 {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
                 \{dm\ cs,\ dm\ rd,\ dm\ wr\} = 3'b0 0 0;
                                                     = 3'b0 0 0;
                 {io_cs, io_rd, io_wr}
                 {sp sel, s sel}
                                                   = 2'b0 0;
                 int ack = 1'b0;
                                                  FS = 0;
                 #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
                 state = FETCH;
              end
           ORI:
              begin
                 // control word assignments: ALU OUT <--
                 //RS($rs) | {16'h0, RT[15:0]}
                 @(negedge clk)
                 {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
{im_cs, im_rd, im_wr} = 3'b0_0_0;
                 {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_01_0_000;
                 {dm_cs, dm_rd, dm_wr} = 3'b0 0 0;
                 {io cs, io_rd, io_wr}
                                                     = 3'b0 0 0;
                 {sp sel, s sel}
                                                   = 2'b0 0;
                 int ack = 1'b0;
                                                  FS = ori ;
                 #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, z};
                 state = WB_IMM;
              end
           LUI:
                 // control word assignments: ALU OUT <-- {RT[15:0], 16'h0}</pre>
                 @(negedge clk)
                 {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                 {im_cs, im_rd, im_wr}
                                                     = 3'b0 0 0;
                 {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_01_0_000;
                 {dm_cs, dm_rd, dm_wr} = 3'b0_0_0;
                 {io_cs, io_rd, io_wr}
                                                     = 3'b0 0 0;
                                                  = 2'b0_0;
                 {sp_sel, s_sel}
                                         FS = lui_;
                 int ack = 1'b0;
```

```
\#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, n, z};
     state = WB IMM;
  end
ADDI:
     // control word assignments: ALU OUT <-- RS($rs) + RT(se 16)
     @(negedge clk)
     {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0;
     {im_cs, im_rd, im_wr}
                                         = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     {dm cs, dm rd, dm wr}
                                        = 3'b0 0 0;
     {io cs, io rd, io wr}
                                         = 3'b0 0 0;
     {sp_sel, s_sel}
                                         = 2'b0 0;
     int ack = 1'b0;
                                      FS = add;
     #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, c, v, n, z \};
     state = WB IMM;
  end
SRL:
  begin
     // control word assignments: ALU OUT <-- RT($rt) >> shamt
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im rd, im wr}
                                        = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
     {dm_cs, dm_rd, dm_wr}
                                        = 3'b0 0 0;
     {io cs, io rd, io wr}
                                        = 3'b0 0 0;
                                       = 2'b0 0;
     {sp sel, s sel}
     int ack = 1'b0;
                                      FS = srl;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, c, psv, n, z};
     state = WB_ALU;
  end
SRA:
  begin
     // control word assignments: ALU OUT <-- RT($rt) >> shamt
     @(negedge clk)
     {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0;
     {im cs, im rd, im wr}
                                        = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
                                        = 3'b0 0 0;
     {dm cs, dm rd, dm wr}
     {io_cs, io_rd, io_wr}
                                         = 3'b0 0 0;
     {sp sel, s sel}
                                        = 2'b0 0;
     int ack = 1'b0;
                                      FS = sra;
     #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, c, psv, n, z \};
     state = WB ALU;
  end
SLL:
  begin
     // control word assignments: ALU OUT <-- RT($rt) << shamt
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0 0 0;
```

```
{im cs, im rd, im wr}
                                        = 3'b0 0 0;
                {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
                \{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
                                                  = 3'b0 0 0;
                {io cs, io rd, io wr}
                {sp sel, s sel}
                                                  = 2'b0 0;
                int ack = 1'b0;
                                               FS = sll;
                \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, c, psv, n, z};
                state = WB ALU;
             end
           SLT:
                // control word assignments: ALU OUT <-- RS($rs) < RT($rt) ? 1'b1:
1'b0
                @(negedge clk)
                {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                {im_cs, im_rd, im_wr}
                                                  = 3'b0 0 0;
                {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
                {dm_cs, dm_rd, dm wr}
                                                 = 3'b0 0 0;
                                                  = 3'b0 0 0;
                {io_cs, io_rd, io_wr}
                {sp sel, s sel}
                                                = 2'b0 0;
                                               FS = slt;
                int ack = 1'b0;
                #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, n, z};
                state = WB ALU;
             end
           SLTI:
             begin
                // control word assignments: ALU OUT <-- RS($rs) < RT($rt se 16) ?
                                                                   1'b1: 1'b0
                @(negedge clk)
                {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                                                  = 3'b0_0_0;
                {im cs, im rd, im wr}
                {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
                {dm_cs, dm_rd, dm_wr} = 3'b0 0 0;
                {io cs, io rd, io wr}
                                                  = 3'b0 0 0;
                {sp_sel, s_sel}
                                                = 2'b0 0;
                int ack = 1'b0;
                                               FS = slt;
                #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, n, z};
                state = WB_IMM;
             end
           SLTIU:
                // control word assignments: ALU OUT <-- RS($rs) < RT($rt se 16) ?
                                                                   1'b1: 1'b0
                //
                @(negedge clk)
                {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                {im cs, im rd, im wr}
                                                  = 3'b0 0 0;
                {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
                                                 = 3'b0 0 0;
                {dm cs, dm rd, dm wr}
                                                  = 3'b0 0 0;
                {io cs, io rd, io wr}
                {sp_sel, s_sel}
                                                  = 2'b0 0;
```

```
int ack = 1'b0;
                                                    FS = sltu;
                 \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, n, z};
                 state = WB IMM;
              end
           SLTU:
              begin
                 // control word assignments: ALU OUT <-- RS($rs) < RT($rt) ? 1'b1:
1'b0
                 @(negedge clk)
                                                    = 5'b00 0 0 0;
                 {pc_sel, pc_ld, pc_inc, ir_ld}
                 {im cs, im rd, im wr}
                                                      = 3'b0 0 0;
                 {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0000;
                                                     = 3'b0 0 0;
                 {dm_cs, dm_rd, dm_wr}
                                                      = 3'b0 0 0;
                 {io cs, io rd, io wr}
                                                      = 2'b0 0;
                 {sp_sel, s_sel}
                 int ack = 1'b0;
                                                    FS = sltu ;
                 \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, n, z};
                 state = WB ALU;
              end
           SW:
              begin
                 // control word assignments: ALU OUT <--
                 // RS($rs) + RT(se 16), RT <-- $rt
                 @(negedge clk)
                 {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                 {im cs, im rd, im wr}
                                                      = 3'b0 0 0;
                 {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
                 {dm_cs, dm_rd, dm_wr}
                                                     = 3'b0 0 0;
                 {io cs, io rd, io wr}
                                                      = 3'b0 0 0;
                 {sp sel, s sel}
                                                     = 2'b0 0;
                                                   FS = add;
                 int ack = 1'b0;
                 #1 {nsi, nsc, nsv, nsn, nsz} = {psi, c, v, n, z};
                 state = WB MEM;
              end
           LW:
              begin
                 // control word assignments: ALU OUT <--
                 // RS($rs) + RT(se_16), RT <-- $rt
                 @(negedge clk)
                 {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                 {im cs, im rd, im wr}
                                                      = 3'b0 0 0;
                 {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
                                                     = 3'b0 0 0;
                 {dm cs, dm rd, dm wr}
                 {io_cs, io_rd, io_wr}
                                                      = 3'b0 0 0;
                                                    = 2'b0 0;
                 {sp sel, s sel}
                 int ack = 1'b0;
                                                  FS = add;
                 \#1 \text{ {nsi, nsc, nsv, nsn, nsz}} = \{psi, c, v, n, z\};
                 state = LW 2;
              end
           LW_2:
```

```
begin
     // control word assignments: D in <--
     // M[ALU Out]
     @(negedge clk)
     {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0;
     {im_cs, im_rd, im wr}
                                        = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
     {dm cs, dm_rd, dm_wr} = 3'b1_1_0;
     {io_cs, io_rd, io_wr}
                                        = 3'b0 0 0;
                                       = 2'b0 0;
     {sp_sel, s_sel}
     int ack = 1'b0;
                                     FS = add;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = WB DIN;
  end
J:
  begin
     // control word assignments: PC <- PC + signext(IR[25:0]) << 2</pre>
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b01_1_0_0;
     \{im\ cs,\ im\ rd,\ im\ wr\} = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_100;
     {dm_cs, dm_rd, dm_wr} = 3'b0_0_0;
{io_cs, io_rd, io_wr} = 3'b0_0_0;
     {io_cs, io_rd, io_wr}
     {sp_sel, s_sel}
int_ack = 1'b0;
                                      = 2'b0 0;
                            FS = 5'h0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
  end
JAL:
  begin
     // control word assignments: PC <- PC + signext(IR[25:0]) << 2</pre>
     // R[$31(ra)] <- PC
     @(negedge clk)
     {pc sel, pc ld, pc inc, ir ld} = 5'b01 1 0 0;
     {im_cs, im_rd, im_wr} = 3'b0_0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b1 10 00 0 100;
     {dm_cs, dm_rd, dm_wr} = 3'b0_0_0;
     {io_cs, io_rd, io_wr}
                                        = 3'b0 0 0;
     {sp_sel, s_sel}
int_ack = 1'b0;
                                      = 2'b0 0;
                                     FS = 5'h0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
  end
JR:
  begin
     // control word assignments: ALU OUT <-- RS($rs)</pre>
     @(negedge clk)
                                     = 5'b00 0 0 0;
     {pc sel, pc ld, pc inc, ir ld}
     {im_cs, im_rd, im_wr}
                                        = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00 0 000;
```

```
{dm_cs, dm_rd, dm_wr}
                                      = 3'b0 0 0;
                                       = 3'b0 0 0;
     {io cs, io_rd, io_wr}
                                      = 2'b0_0;
     {sp_sel, s_sel}
     int ack = 1'b0;
                                     FS = 5'h0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = JR2;
  end
JR2:
  begin
     // control word assignments: PC Out <-- ALU Out($rs)</pre>
     @(negedge clk)
     {pc sel, pc ld, pc inc, ir ld} = 5'b11 1 0 0;
     {im cs, im rd, im wr}
                                       = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     {dm_cs, dm_rd, dm_wr} = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
                                        = 3'b0 0 0;
     {sp sel, s sel}
                                       = 2'b0 0;
     int ack = 1'b0;
                                    FS = 5'h0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
  end
INPUT:
  begin
     // control word assignments: ALU OUT <-- RS($rs) + sign ext(RT($rt))</pre>
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                                       = 3'b0 0 0;
     {im cs, im rd, im wr}
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     {dm cs, dm rd, dm wr}
                                      = 3'b0 0 0;
                                        = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
                                     = 2'b0_0;
     {sp_sel, s_sel}
     int ack = 1'b0;
                                     FS = add;
     #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, c, v, n, z \};
     state = INPUT 2;
  end
INPUT 2:
  begin
     // control word assignments: D_IN <-- IOMem[ALU_OUT]</pre>
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im rd, im wr}
                                       = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     {dm_cs, dm_rd, dm_wr}
                                       = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
                                       = 3'b1 1 0;
     {sp_sel, s_sel}
                                     = 2'b0 0;
     int ack = 1'b0;
                                    FS = 0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = WB DIN;
  end
OUTPUT:
```

```
begin
     // control word assignments: ALU OUT <-- RS($rs) + sign ext(RT($rt))</pre>
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     \{im\ cs,\ im\ rd,\ im\ wr\} = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
     {dm_cs, dm_rd, dm_wr} = 3'b0_0_0;
                                       = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
     {sp_sel, s_sel}
int_ack = 1'b0;
                                      = 2'b0 0;
                                  FS = add;
     \#1 \text{ {nsi, nsc, nsv, nsn, nsz}} = \{psi, c, v, n, z\};
     state = OUTPUT 2;
  end
OUTPUT 2:
  begin
     // control word assignments: IOMem[ALU OUT] <-- D IN
     @(negedge clk)
     {pc sel, pc ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im_cs, im_rd, im wr}
                                       = 3'b0 0 0;
     {D En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0000;
     \{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
     {io_cs, io_rd, io_wr}
                                       = 3'b1_0_1;
                                     FS = 0;
     int ack = 1'b0;
     {sp sel, s sel}
                                       = 2'b0 0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
  end
//SIMD Instruction Execution states
SLL SIMD:
  begin
     // control word assignments: ALU OUT <-- RT($rt) << shamt
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im_cs, im_rd, im wr}
                                       = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     \{dm cs, dm rd, dm wr\} = 3'b0 0 0;
                                       = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
                                        = 2'b0 0;
     {sp_sel, s_sel}
                                     FS = sll;
     int ack = 1'b0;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, z};
     state = WB ALU;
  end
SRL SIMD:
  begin
     // control word assignments: ALU OUT <-- RT($rt) >> shamt
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im_cs, im_rd, im_wr} = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
                                        = 3'b0 0 0;
     {dm_cs, dm_rd, dm_wr}
```

```
{io cs, io_rd, io_wr}
                                      = 3'b0 0 0;
                                    = 2'b0_0;
     {sp_sel, s_sel}
     int ack = 1'b0;
                                    FS = srl;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, z};
     state = WB ALU;
  end
 SRA SIMD:
  begin
     // control word assignments: ALU OUT <-- RT($rt) >> shamt
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im_cs, im_rd, im wr}
                                       = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     {dm_cs, dm_rd, dm_wr}
                                      = 3'b0 0 0;
                                       = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
     {sp_sel, s_sel}
                                     = 2'b0_0;
     int ack = 1'b0;
                                    FS = sra;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, z};
     state = WB ALU;
  end
ROTL SIMD:
  begin
     // control word assignments: ALU OUT <-- RT($rt) << shamt
     @(negedge clk)
     {pc sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im rd, im wr}
                                       = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     \{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
     {io cs, io rd, io wr}
                                      = 3'b0 0 0;
     int ack = 1'b0;
                                    FS = rotl;
     {sp sel, s sel}
                                     = 2'b0 0;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, z};
     state = WB ALU;
  end
ROTR SIMD:
  begin
     // control word assignments: ALU OUT <-- RT($rt) >> shamt
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00 0 0 0;
     {im_cs, im_rd, im_wr}
                                       = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     {dm_cs, dm_rd, dm_wr}
                                      = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
                                      = 3'b0_0_0;
     int_ack = 1'b0;
{sp_sel, s_sel}
                                    FS = rotr ;
                                       = 2'b0 0;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, z};
     state = WB ALU;
  end
ADD SIMD:
  begin
```

```
// control word assignments: ALU OUT <-- RS($rs) + RT($rt)</pre>
      @(negedge clk)
      {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
      \{im\ cs,\ im\ rd,\ im\ wr\} = 3'b0 0 0;
      {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
      {dm_cs, dm_rd, dm_wr} = 3'b0_0_0;
{io cs, io_rd, io_wr} = 3'b0_0_0;
      int_ack = 1'b0;
                                        FS = add;
      {sp_sel, s_sel}
                                          = 2'b0 0;
     #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, psc, psv, psn, z \};
      state = WB ALU SIMD;
   end
 SUB SIMD:
  begin
     // control word assignments: ALU OUT <-- RS($rs) - RT($rt)
      @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
      \{im\ cs,\ im\ rd,\ im\_wr\} = 3'b0_0_0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     [dm_cs, dm_rd, dm_wr] = 3'b0_0_0;
                                         = 3'b0_0_0;
      {io cs, io_rd, io_wr}
     int_ack = 1'b0;
{sp_sel, s_sel}
                                        FS = sub;
                                          = 2'b0 0;
     #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, psc, psv, psn, z \};
     state = WB ALU_SIMD;
   end
XOR SIMD:
   begin
     // control word assignments: ALU OUT <-- RS($rs) ^ {16'h0,
      //
                                                        RT($rt[15:0])}
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
{im_cs, im_rd, im_wr} = 3'b0_0_0;
     {D_En, DA_se1, 1_se1, ... }
{dm_cs, dm_rd, dm_wr} = 3'b0_0_0;
= 3'b0_0_0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0000;
     int_ack = 1'b0;
{sp_sel, s_sel}
                                        FS = xor;
                                           = 2'b0 0;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, z};
      state = WB ALU SIMD;
   end
AND SIMD:
  begin
     // control word assignments: ALU_OUT <-- RS($rs) & RT($rt)</pre>
      @(negedge clk)
     {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0;
      {im_cs, im_rd, im_wr}
                                          = 3'b0 0 0;
      {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
      {dm_cs, dm_rd, dm_wr}
                                          = 3'b0 0 0;
                                           = 3'b0_0_0;
      {io_cs, io_rd, io_wr}
```

```
int ack = 1'b0;
                                      FS = and ;
     {sp_sel, s_sel}
                                        = 2'b0 0;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, z};
     state = WB ALU SIMD;
  end
OR SIMD:
  begin
     // control word assignments: ALU OUT <-- RS($rs) | RT($rt)</pre>
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00 0 0 0;
     {im_cs, im_rd, im wr}
                                         = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0000;
     {dm_cs, dm_rd, dm wr}
                                       = 3'b0 0 0;
                                        = 3'b0_0_0;
     {io cs, io rd, io wr}
     int ack = 1'b0;
                                      FS = or ;
     {sp_sel, s_sel}
                                         = 2'b0 0;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, z};
     state = WB ALU SIMD;
  end
NOR SIMD:
  begin
     // control word assignments: ALU OUT <-- ~(RS($rs) | RT($rt))
     @(negedge clk)
     {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0;
     {im cs, im rd, im wr}
                                        = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
                                       = 3'b0 0 0;
     {dm cs, dm rd, dm wr}
     {io_cs, io_rd, io_wr}
                                        = 3'b0 0 0;
     int ack = 1'b0;
                                      FS = nor ;
     {sp sel, s sel}
                                         = 2'b0 0;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, z};
     state = WB ALU SIMD;
  end
MULT SIMD:
  begin
     // control word assignments: {Hi,Lo} <-- RS($rs) * RT($rt)</pre>
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                                        = 3'b0 0 0;
     {im cs, im rd, im wr}
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_1_000;
     {dm cs, dm rd, dm wr}
                                       = 3'b0 0 0;
     {io cs, io rd, io wr}
                                        = 3'b0 0 0;
                                      FS = mul_;
     int ack = 1'b0;
                                         = 2'b0 0;
     {sp_sel, s_sel}
     #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, psc, psv, psn, z \};
     state = FETCH;
  end
DIV SIMD:
  begin
     // control word assignments: {Hi} <-- RS($rs) / RT($rt)
```

```
// {Lo} <-- RS($rs) % RT($rt)
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     \{im\ cs,\ im\ rd,\ im\ wr\} = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 1 000;
     {dm_cs, dm_rd, dm_wr} = 3'b0_0_0;
{io_cs, io_rd, io_wr} = 3'b0_0_0;
     int_ack = 1'b0;
                                      FS = div ;
     {sp_sel, s_sel}
                                         = 2'b0 0;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, z};
     state = FETCH;
  end
//END of SIMD Instructions
WB ALU SIMD:
  begin
     // control word assignments: R[rd] <-- ALU OUT
     @(negedge clk)
     {pc sel, pc ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im rd, im wr}
                                         = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b1 01 00 0 000;
     \{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
     {io_cs, io_rd, io_wr}
                                         = 3'b0 0 0;
                                       FS = 5'h0;
     int ack = 1'b0;
     {sp sel, s sel}
                                         = 2'b0 0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
  end
WB DIN:
  begin
     // control word assignments: RT[$rt] <-- D IN[M[ALU Out]]</pre>
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     \{\text{im cs, im rd, im wr}\}\ = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b1_00_00_0_011;
     {D_En, DA_sel, l_sel, ...}

{dm_cs, dm_rd, dm_wr} = 3'b0_0_0;

= 3'b0_0_0;
     {io cs, io rd, io wr}
                                      FS = 5'h0;
     int_ack = 1'b0;
                                         = 2'b0 0;
     {sp_sel, s_sel}
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
  end
WB ALU:
  begin
     // control word assignments: R[rd] <-- ALU OUT
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir ld} = 5'b00 0 0 0;
     {im_cs, im_rd, im wr}
                                         = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b1 01 00 0 000;
     {D_En, DA_Sel, 1_00_,
{dm_cs, dm_rd, dm_wr}
                                        = 3'b0 0 0;
                                          = 3'b0_0_0;
     {io_cs, io_rd, io_wr}
```

```
int ack = 1'b0;
                                      FS = 5'h0;
                                         = 2'b0_0;
     {sp sel, s sel}
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
  end
WB IMM:
  begin
     // control word assignments: R[rt] <-- ALU OUT
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00 0 0 0;
     {im cs, im rd, im wr}
                                         = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b1_00_01_0_000;
     {dm_cs, dm_rd, dm_wr}
                                        = 3'b0 0 0;
                                         = 3'b0 0 0;
     {io cs, io rd, io wr}
                                      FS = 5'h0;
     int ack = 1'b0;
     {sp_sel, s_sel}
                                         = 2'b0 0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
  end
WB MEM:
  begin
     // control word assignments for
     // M[ALU OUT($rs + se 16)] <-- RT($rt)
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im rd, im wr}
                                         = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     {dm cs, dm rd, dm wr}
                                        = 3'b1 0 1;
     {io cs, io rd, io wr}
                                        = 3'b0 0 0;
                                      FS = 5'h0;
     int ack = 1'b0;
                                        = 2'b0 0;
     {sp sel, s sel}
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = FETCH;
  end
BREAK:
  begin
     $display("BREAK INSTRUCTION FETCHED %t", $time);
     //control word assignments for "deasserting" everything
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im rd, im wr}
                                         = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
     {dm cs, dm rd, dm wr}
                                        = 3'b0 0 0;
     int ack = 1'b0;
                                      FS = 5'h0;
                                         = 2'b0 0;
     {sp sel, s sel}
     #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, psc, psv, psn, psz \};
     $display(" REGISTERS AFTER BREAK");
     $display(" ");
     Dump_Registers; // task to output MIPs RegFile
```

```
$display(" ");
     $display(" MEMORY AFTER BREAK");
     Dump Mems;
     $finish;
ILLEGAL OP:
  begin
     $display("ILLEGAL OPCODE FETCHED %t", $time);
     //control word assignments for "deasserting" everything
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                                          = 3'b0 0 0;
     {im cs, im rd, im wr}
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     {dm_cs, dm_rd, dm_wr}
                                         = 3'b0 0 0;
                                       FS = 5'h0;
     int ack = 1'b0;
     {sp sel, s sel}
                                          = 2'b0 0;
     #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, psc, psv, psn, psz \};
     $display(" REGISTERS AFTER ILLEGAL OPCODE");
     $display(" ");
     Dump Registers;
     $display(" ");
     $display(" PC AND IR AFTER ILLEGAL OPCODE");
     $display(" ");
     Dump PC and IR;
     $finish;
  end
INTR 1:
  begin
     // PC gets address of interrupt vector; Save PC in $ra
     // control word assignments: RS <-- R[$sp], R[$ra] <-- PC
     @(negedge clk)
     {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0;
     {im cs, im rd, im wr}
                                         = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b1_10_00_0_100;
     {dm cs, dm rd, dm wr}
                                        = 3'b0 0 0;
                                         = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
                                          = 2'b1 0;
     {sp_sel, s_sel}
     int ack = 1'b0;
                                       FS = 5'h0;
     \#1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = INTR 2;
  end
INTR 2:
  begin
     // Pass $sp from RS to ALU OUT;
     // control word assignments: ALU OUT <-- RS($sp)</pre>
     @(negedge clk)
     {pc sel, pc ld, pc inc, ir ld}
                                       = 5'b00 0 0 0;
     {im cs, im rd, im wr}
                                          = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00 0 000;
```

```
{dm cs, dm rd, dm wr}
                                       = 3'b0 0 0;
                                       = 3'b0_0_0;
= 2'b1_0;
     {io cs, io_rd, io_wr}
     {sp_sel, s_sel}
     int ack = 1'b0;
                                      FS = 5'h0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = INTR 3;
  end
INTR 3:
  begin
     // Read address of ISR into D in;
     // control word assignments: D in <-- dM[ALU OUT(0x3FC)</pre>
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im rd, im wr}
                                        = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
                              = 3'b0_0_0;
     {io_cs, io_rd, io_wr}
     {dm cs, dm rd, dm wr}
                                        = 3'b1 1 0;
     {sp sel, s sel}
                                        = 2'b0 0;
     int ack = 1'b0;
                                      FS = 5'h0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = INTR 4;
  end
INTR 4:
  begin
     // Load PC with M[$sp], pre-decrement $sp. prepare PUSH
     // control word assignments: PC <-- D in(dM[$sp]),</pre>
                        ALU OUT <-- ALU OUT - 4,
     //
                                RT <-- PC
     @(negedge clk)
     {pc sel, pc_ld, pc_inc, ir_ld} = 5'b11_1_0_0;
                                        = 3'b0_0_0;
     {im cs, im rd, im wr}
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_10_0_011;
     \{dm_cs, dm_rd, dm_wr\} = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
                                        = 3'b0 0 0;
                                      = 2'b0_1;
     {sp sel, s sel}
     int ack = 1'b0;
                                     FS = dec4;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = INTR_5;
  end
INTR 5:
  begin
     // DM[$SP-4] <-- RT(PC)
     // ALU OUT <-- ALU OUT ($SP-4)-4;
     // RT <-- flags
     @(negedge clk)
     {pc sel, pc ld, pc inc, ir ld} = 5'b00 0 0 0;
     {im_cs, im_rd, im wr}
                                        = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 11 0 000;
     {D_En, DA_Sel, 1_00_,
{dm_cs, dm_rd, dm_wr}
                                        = 3'b1 0 1;
                                         = 3'b0_0_0;
     {io_cs, io_rd, io_wr}
```

```
{sp sel, s sel}
                                       = 2'b0 1;
     int_ack = 1'b0;
                                     FS = dec4;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = INTR 6;
  end
INTR 6:
  begin
     // DM[ALU OUT($SP-8)] <-- RT(flags)</pre>
     // R[$SP] <-- ALU OUT($SP-8)
     // int ack <-- 1'b1;
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im_rd, im_wr}
                                       = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b1_11_00_0_000;
     {dm_cs, dm_rd, dm_wr}
                                   = 3'b1 0 1;
     {io_cs, io_rd, io_wr}
                                        = 3'b0 0 0;
     {sp sel, s sel}
                                       = 2'b0 0;
     int ack = 1'b1;
                                     FS = 0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {1'b0, psc, psv, psn, psz};
     state = FETCH;
  end
RETI:
  begin
     // ALU OUT <- RS($SP)
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
                                     = 3'b0 0 0;
     {im_cs, im_rd, im_wr}
     {D En, DA sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_000;
     {dm cs, dm rd, dm wr}
                                       = 3'b0 0 0;
                                        = 3'b0_0_0;
     {io_cs, io_rd, io_wr}
     int_ack = 1'b0;
                                     FS = 0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = RETI 2;
  end
RETI 2:
  begin
     // D_IN <- DM[ALU_OUT[$SP]]
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im cs, im rd, im wr}
                                        = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
     {dm_cs, dm_rd, dm_wr}
                                       = 3'b1 1 0;
     {io_cs, io_rd, io_wr}
                                       = 3'b0 0 0;
                                     FS = 0;
     int ack = 1'b0;
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = RETI 3;
  end
RETI 3:
  begin
```

```
// ALU OUT <-- ALU OUT($sp) + 4
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0 0 0;
                                      = 3'b0 0 0;
     {im cs, im rd, im wr}
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
                              = 3'b0_0_0;
= 3'b0_0_0;
     {dm cs, dm rd, dm wr}
     {io cs, io rd, io wr}
     int ack = 1'b0;
                                     FS = inc4;
     {sp_sel, s_sel}
                                         = 2'b0 1;
     #1 {nsi, nsc, nsv, nsn, nsz} = {sp inFlags};
     state = RETI 4;
  end
RETI 4:
  begin
     // D IN <-- DM[ALU OUT($sp+4)]
     // ALU OUT <-- ALU OUT($sp+4)+4
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
     {im_cs, im_rd, im_wr}
                                      = 3'b0 0 0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b0 00 00 0 000;
                              = 3'b1_1_0;
     {dm cs, dm rd, dm wr}
     {io_cs, io_rd, io_wr}
                                        = 3'b0 0 0;
     int ack = 1'b0;
                                      FS = inc4;
                                        = 2'b0 1;
     {sp sel, s sel}
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = RETI 5;
  end
RETI 5:
  begin
     // PC <-- D IN(PC)
     // ALU OUT <-- ALU OUT($sp+8)
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b11_1_0_0;
     {im_cs, im rd, im wr}
                                       = 3'b0 0 0;
     {D_En, DA_sel, T_sel, HILO_ld, Y_sel} = 9'b0_00_00_0_011;
     \{dm_cs, dm_rd, dm_wr\} = 3'b0_0_0;
                                        = 3'b0 0 0;
     {io_cs, io_rd, io_wr}
                                     FS = 0;
     int_ack = 1'b0;
                                        = 2'b0 1;
     {sp sel, s sel}
     #1 {nsi, nsc, nsv, nsn, nsz} = {psi, psc, psv, psn, psz};
     state = RETI 6;
  end
RETI 6:
  begin
     // R[$SP] <-- ALU OUT($sp+8)
     @(negedge clk)
     {pc_sel, pc_ld, pc_inc, ir_ld} = 5'b00_0_0_0;
{im_cs, im_rd, im_wr} = 3'b0_0_0;
     {D En, DA sel, T sel, HILO ld, Y sel} = 9'b1 11 00 0 000;
                                        = 3'b0 0 0;
     {dm_cs, dm_rd, dm_wr}
```

```
{io cs, io rd, io wr}
                                                   = 3'b0 0 0;
               int ack = 1'b0;
                                                  FS = 0;
               {sp_sel, s_sel}
                                                     = 2'b0 0;
               #1 \{ nsi, nsc, nsv, nsn, nsz \} = \{ psi, psc, psv, psn, psz \};
               state = FETCH;
            end
      endcase // end of FSM logic
//Implements a reusable code to display contents of the 32x32 array registers.
task Dump Registers;
   for(i = 0; i < 16; i = i + 1) begin
         $display("Time =%t: REG ADDR[%h] = %h || REG ADDR[%h] = %h",
         $time, i[4:0],
                              Top tb.cpu.IDP.uutl.RegFile[i],
                i[4:0]+5'd16, Top tb.cpu.IDP.uut1.RegFile[i+16]);
      end
endtask
//Implements a reusable code to display contents of the PC and IR registers.
task Dump_PC_and_IR;
  begin
      display("PC = h --- IR = h",
                Top_tb.cpu.IU.pc.PC_Out, Top_tb.cpu.IU.IR.q);
   end
endtask
//Implements a reusable code to display contents in Memory.
task Dump Mem;
   for (i = 9'h0C0; i < 9'h100; i = i + 4) begin
      $display("Time =%t: DM[%h] = %h",
               $time, i[11:0], {Top tb.dMEM.mem[i],
                                Top tb.dMEM.mem[i+1],
                                Top_tb.dMEM.mem[i+2],
                                Top tb.dMEM.mem[i+3]});
   end
endtask
//Implements a reusable code to display contents
//in IO and Data Memories.
task Dump Mems;
begin
   for(i = 9'h0C0; i < 9'h100; i = i + 4) begin
      $display("Time =%t: DM[%h] = %h || IOM[%h] = %h",
               $time, i[11:0], {Top tb.dMEM.mem[i],
                                Top tb.dMEM.mem[i+1],
                                Top tb.dMEM.mem[i+2],
                                Top tb.dMEM.mem[i+3]},
                      i[11:0], {Top tb.io.mem[i],
                                Top_tb.io.mem[i+1],
                                Top tb.io.mem[i+2],
                                Top_tb.io.mem[i+3]},);
```

```
`timescale 1ns / 1ps
/************************ C E C S 4 4 0 *******************
 * File Name: PC.v
* Project: Lab Assignment 5
 * Designer: Reed Ellison
 * Email:
           Reed.Ellison@student.csulb.edu
 * Rev. No.: Version 1.0
 * Rev. Date: 03/09/2019
 * Purpose: 32'bit Register which holds the value of the Program Counter
 * This register can be incremented by four or can be set to a 32'bit input.
 * Notes:
 ******************************
module PC(clk,rst,ld,inc,PC In,PC Out);
  //Clock, reset, load signal to load PC_In to Register value
  //Increment PC which is by 4 as memory word is 4 bytes
  input clk,rst,ld,inc;
  //32'bit input value that can be set as PC value
  input [31:0] PC In;
  //Output of PC Register
  output reg [31:0] PC Out;
  //Procedural Block
  always @(posedge clk, posedge rst)
     begin
        if(rst) //Output is all zeroes
           PC Out <= 32'b0;
        //When load is asserted, set input PC value as register value
        else if(\{ld,inc\} == 2'b10)
           PC Out <= PC In;
        //When increment is asserted, Increment current PC value by 4
        else if(\{ld,inc\} == 2'b01)
           PC Out <= PC Out + 4'h4;
        //Keep PC value as the same
           PC Out <= PC Out;
     end
endmodule
```

TR MIPS32 Enhanced SIMD Architecture for Designers: Instruction Set Architecture Reference

```
`timescale 1ns / 1ps
* File Name: LD_reg32.v
* Project: Lab Assignment 5
* Designer: Thomas Nguyen
* Email: tholinngu@gmail.com
* Rev. No.: Version 1.1
* Rev. Date: 03/09/2019
* Purpose: A 32 bit load register that changes output when load or "ld" is
* asserted, otherwise the output remains the same.
* Notes:
module LD_reg32(clk, reset, ld, d, q);
              clk, reset, ld;
  input
  input [31:0] d;
  output reg [31:0] q;
  //Sequential Block. If load is set, output gets input else stays the same
  always@(posedge clk, posedge reset)
    if(reset) q \le 32'b0;
    else if(ld) q \le d;
    else q \le q;
```

```
`timescale 1ns / 1ps
/************************ C E C S 4 4 0 *******************
 * File Name: ALU_32.v
* Project: Lab Assignment 3
* Designer: Thomas Nguyen
* Email: tholinngu@gmail.com
* Rev. No.: Version 1.0
 * Rev. Date: 01/24/2019
 * Purpose: An arithmetic logical unit that does behavioral operations based on
 * a 5 bit function select (FS) opcode. It takes in two 32 bit inputs of (S) data
 * and (T) data and uses those in a specified operation to output a 64 bit value
 * in form of two 32 bit outputs called Y hi for the upper 32 bit and Y lo for
 * lower 32 bit. There are status flags of carry (c), overflow (v), negative (n),
 * and zero (z) that are checked.
* Notes:
* ALU OPERATION CODES
* 0 - Pass_S 7 - SLTU E - SLL 15 - SP_INIT
* 1 - Pass_T 8 - AND F - INC 16 - ANDI
 * 2 - ADD
             9 - OR 10 - INC4 17 - ORI
 * 3 - ADDU A - XOR 11 - DEC
                                   18 - LUI
* 4 - SUB B - NOR 12 - DEC4 19 - XORI
* 5 - SUBU
             C - SRL 13 - ZEROS 1E - MUL
 * 6 - SLT D - SRA 14 - ONES 1F - DIV
 module ALU_32(S, T, FS, shamt, y_hi, y_lo, c, v, n, z);
  input [31:0] S, T;
                                                          //Inputs
  input [4:0] FS, shamt;
                                                          //Function Select
  output [31:0] y_hi, y_lo;
                                                          //Outputs
  //Status Flag bits carry, overflow, negative and zero
  output c, v, n, z;
  wire
              c w, v w, n w;
  wire [63:0] prdct;
  wire [31:0] quote, rem, Y;
  //Barrell Shifter
  wire [31:0] T shift;
  wire C shift;
  //Instantiate MPY 32, DIV 32 and MIPS 32 modules
  MPY 32 uut0(.S(S), .T(T), .prdct(prdct));
  DIV_32 uut1(.S(S), .T(T), .quote(quote), .rem(rem));
  MIPS 32 uut2(.S(S), .T(T), .FS(FS), .Y(Y), .c(c w), .v(v w));
  BarrellShifter bs(.D(T), .type(FS), .shamt(shamt), .Out(T shift), .C(C shift));
```

```
//Multiplexor to determine which Operation Module is being used
assign \{y_hi, y_lo\} = (FS == 5'hle) ? \{prdct[63:32], //MULT upper 32 bit
                                             prdct[31:0]}: //MULT lower 32 bit
                     (FS == 5'h1f)
                                          ? {rem, quote} : //DIV
                     (FS == 5'h0C || FS == 5'h0E ||
                      FS == 5'h0D || FS == 5'h1A ||
                      FS == 5'h1B)
                                          ? {31'h0, T shift}://Shift
                                            {31'h0, Y} ; //MIPS ops
//Set carry flag to x if FS is MULT or DIV else take from MIPS opcodes
assign c = (FS == 5'hle \mid \mid FS == 5'hlf)
                                         ? 1'bX
          (FS == 5'h0C || FS == 5'h0E ||
           FS == 5'h0D || FS == 5'h1A ||
           FS == 5'h1B)
                                          ? C_shift : c_w;
//Set overflow flag to x if FS is MULT or DIV else take from MIPS opcodes
assign v = (FS == 5'hle || FS == 5'hlf)
                                       ? 1'bX : v w;
//Set zero flag. Check DIV op's y lo for zeroes else check all 64 bits
assign z = (FS == 5'hlf && y_lo == 32'h0) ? 1'b1:
                                                         //DIV quotient
          (y_hi == 32'h0 \&\& y_lo == 32'h0) ? 1'b1:
                                                          //Check 64 bits
                                            1'b0;
//Set negative flag using MSB depending on FS. y_hi for mult else y_lo
assign n = ((FS == 5'hle))
                                          ? y hi[31]:
                                                         //MULT
          ((FS == 5'h1f && y_lo[31]))
                                         ? y lo[31]:
                                                          //DIV quotient
          ((FS == 5'h03 || FS == 5'h05)) ? 1'b0
                                                         //ADDU & SUBU
                                            y_lo[31]; //Other opcodes
```

```
`timescale 1ns / 1ps
/***************************** C E C S 4 4 0 *******************
 * File Name: V_ALU.v
* Project: SIMD MIPS32
* Designer: Thomas Nguyen
* Email: tholinngu@gmail.com
 * Rev. No.: Version 1.0
 * Rev. Date: 04/18/2019
 * Purpose: An SIMD arithmetic logical unit that does behavioral operations based
 * on a 5 bit function select (FS) opcode. It takes in two 32 bit inputs of (S)
 * data and (T) data and uses those in a specified operation to output different
 * types of data. It can output 16-bits or 8-bits. This runs in parallel with
 * the standard ALU 32. This runs in parallel with the normal ALU. Status flags
 * are not used except for zero flag.
* Notes:
 ******************************
module V_ALU(simd_sel, S, T, FS, shamt, z, y_hi, y_lo);
  input [31:0] S, T; //Inputs
  input [1:0] simd sel; //SIMD mode sel
  input [4:0] FS, shamt; //Function Select
  output [31:0] y_hi, y_lo; //Outputs
  //Status Flag bits carry, overflow, negative and zero
  output
              z;
  wire [63:0] prdct;
  wire [31:0] quote, rem, Y;
  wire [31:0] T_shift;
  //Instantiate SIMD versions of the MPY 32, DIV 32 and MIPS 32 modules for
  //Vector ALU
  MPY SIMD uut0(.simd sel(simd sel), .S(S), .T(T), .prdct(prdct));
  DIV SIMD uut1(.simd sel(simd sel), .S(S), .T(T), .quote(quote), .rem(rem));
  MIPS_SIMD uut2(.SIMD_Sel(simd_sel), .S(S), .T(T), .FS(FS),
                                                                .Y(Y));
  BarrelShift_SIMD BS(.simd_sel(simd_sel), .D(T), .type(FS),
                     .shamt(shamt),
                                     .Out(T shift));
                                           ? {prdct[63:32], //MULT upper 32 bit
  assign \{y \text{ hi, } y \text{ lo}\} = (FS == 5'\text{hle})
                                               prdct[31:0]}: //MULT lower 32 bit
                        (FS == 5'h1f)
                                            ? {rem, quote} : //DIV
                        (FS == 5'h0C || FS == 5'h0E ||
                        FS == 5'h0D || FS == 5'h1A ||
                        FS == 5'h1B)
                                           ? {31'h0, T shift}://Shift
                                              {31'h0, Y} ; //MIPS ops
```

```
//Set zero flag. Check DIV op's y_lo for zeroes else check all 64 bits
assign z = (y_hi == 32'h0 && y_lo == 32'h0) ? 1'b1: //Check 64 bits
```

```
`timescale 1ns / 1ps
/************************ C E C S 4 4 0 *******************
 * File Name: regfile32.v
* Project: Lab Assignment 4
 * Designer: Thomas Nguyen
* Email: tholinngu@gmail.com
 * Rev. No.: Version 1.0
 * Rev. Date: 02/07/2019
 * Purpose: This is a 32 x 32 dual port register. It contains general registers
 * and address registers used to support addressing modes. These registers are
 * for the MIPS processor use. This uses a write enable called "D En" that allows
 * for the registers to be written to and sets the register to the value on the
 * 32-bit D data input. It contains outputs S and T that take their -bit hex
 * values from specific registers depending on their correlating S Addr and T Addr
 * values. They are asynchronous outputs from the register.
 * $r0 is always to have the value 0 and cannot be written to because it is
 * a "Read Only Register".
 * Notes: Registers are referred to as $rX where X is a number between 0 - 31 in
* this document.
 *******************************
module regfile32(clk, reset, D En, D Addr, S Addr, T Addr, D, S, T);
                                       //clk, reset and write enable
  input
                clk, reset, D En;
  input [4:0] D Addr, S Addr, T Addr; //read address and write addresses
  input [31:0] D;
                                       //value to write to
  output [31:0] S, T;
                                      //outputs to ALU 32
  //32x32 Register from $r0 to $r31
  reg [31:0] RegFile [31:0];
  //Assign Outputs to equal register at specific addresses
  assign S = RegFile[S Addr];
  assign T = RegFile[T Addr];
  always@(posedge clk, posedge reset)
     if(reset)
        RegFile[0] \leq 32'h0; //$r0 should always be 0
     else if(D En && D Addr != 5'h0) //Checks to make write enable is on and not $r0
        RegFile[D Addr] <= D;</pre>
                                   //Writes to register
     else
        RegFile[D Addr] <= RegFile[D Addr];</pre>
```

```
`timescale 1ns / 1ps
* File Name: REG32.v
* Project: Lab Assignment 4
* Designer: Thomas Nguyen
* Email: tholinngu@gmail.com
* Rev. No.: Version 1.0
 * Rev. Date: 03/01/2019
 * Purpose: A 32 bit register that passes input of D to Q on every active
 * edge of the clock. Used as a pipeline register.
* Notes:
 *******************************
module REG32(clk, reset, D, Q);
  input
               clk, reset;
  input [31:0] D;
  output reg [31:0] Q;
  //Sequential Block. Output gets input else gets 0 on reset
  always@(posedge clk, posedge reset)
    if(reset)
      Q <= 32'b0;
    else
       Q <= D;
endmodule
```

```
`timescale 1ns / 1ps
* File Name: MPY_32.v
* Project: Lab Assignment 1
* Designer: Thomas Nguyen
* Email: tholinngu@gmail.com
* Rev. No.: Version 1.0
* Rev. Date: 01/24/2019
* Purpose: The multiplication module is part of the function select opcode
* that uses two 32 bit inputs of S and T data and converts those registers
^{\star} to integer and does the calculation. The output is then 64 bits and then
* goes back to the ALU 32 and split into half of Y hi and Y lo.
* This uses signed integer.
* Notes:
******************************
module MPY 32(S, T, prdct);
  input [31:0] S, T; //Inputs
  output reg [63:0] prdct; //Output Product
              int_S, int_T;
  integer
  always@(S, T) begin
                          //Convert to integer
    int S = S;
    int T = T;
    end
endmodule
```

```
`timescale 1ns / 1ps
/******************************* C E C S 4 4 0 *********************
* File Name: DIV_32.v
* Project: Lab Assignment 1
* Designer: Thomas Nguyen
* Email: tholinngu@gmail.com
* Rev. No.: Version 1.0
* Rev. Date: 01/24/2019
* Purpose: The division module is part of the function select opcode that
* uses two 32 bit inputs S and T and two 32 bit output. S and T are converted
^{\star} to integer and then the quotient and remainder are calculated using S in
^{\star} the numerator and T in the denominator. Modulus is used to find the remainder.
* This uses signed integer.
* Notes:
******************************
module DIV 32(S, T, quote, rem);
  input [31:0] S, T; //Inputs
  output reg [31:0] quote, rem; //Outputs Quotient and Remainder
                int_S, int_T;
  integer
  always@(S, T) begin
     int S = S;
                              //Convert to integer
     int T = T;
     rem = int S % int T;
                             //Upper 32 bit output
  end
endmodule
```

```
`timescale 1ns / 1ps
/***************************** C E C S 4 4 0 *******************
 * File Name: MIPS_32.v
 * Project: Lab Assignment 1
* Designer: Thomas Nguyen
* Email: tholinngu@gmail.com
 * Rev. No.: Version 1.0
 * Rev. Date: 01/29/2019
 * Purpose: The Microprocessor without Interlocked Pipelined Stages is a
 * 32 bit RISC ISA that uses a 5 bit function select opcode to do ALU
 * (Arithmetic Logical Unit) instructions. This uses two 32 bit input S and T
 * and does certain operations on it depending on the opcode. Flags carry and
 * overflow determined by the FS opcode. This module contains Arithmetic,
 * Logical and Other operations.
 * Notes: Logical operations do not care for carry or overflow.
* All arithmetic operations use signed integers except ADDU and SUBU.
 * Signed add/sub operation overflow is determined by bit sign of the
 * two addend and the sum or the minuend, subtrahend and difference. If
 * result bit is different than the bit of first number than it overflows.
 * Unsigned add/sub operation's carry is also their overflow.
 ******************************
module MIPS 32(S, T, FS, Y, c, v);
  input [31:0] S, T;
                                                                //Inputs
  input
            [4:0] FS;
                                                                //FS opcode
  output reg [31:0] Y;
                                                                //Output
  //Integers to store Inputs
  integer
                 int S, int T;
  //Status Flag bits carry and overflow
  output reg c, v;
  //Arithmetic Operations
  parameter PASS_S = 5'h00, PASS_T = 5'h01, ADD = 5'h02, ADDU = 5'h03,
            SUB = 5'h04, SUBU = 5'h05, SLT = 5'h06, SLTU = 5'h07,
  //Logical Operations
           AND = 5'h08, OR = 5'h09, XOR = 5'h0a, NOR = 5'h0b,
           SRL = 5'h0c, SRA = 5'h0d, SLL = 5'h0e, ANDI = 5'h16,
           ORI = 5'h17, LUI = 5'h18, XORI = 5'h19,
  //Other Operations
           INC = 5'h0f, INC4 = 5'h10, DEC = 5'h11, DEC4= 5'h12,
           ZEROS = 5'h13, ONES = 5'h14, SP INIT = 5'h15;
```

```
always@(S or T or FS) begin
  int S = S;
  int_T = T;
   case (FS)
      PASS S : \{c, v, Y\} = \{1'bX, 1'bX, S\};
                                                                     //Pass S
      PASS T : {c, v, Y} = {1'bX, 1'bX, T};
                                                                     //Pass T
      ADD
             : begin
                                                                     //Add Signed
                  \{c, Y\} = S + T;
                                                                    //Overflow logic
                  if((int S < 0 \&\& int T < 0 \&\& !Y[31]) ||
                     (int_S > 0 \&\& int_T > 0 \&\& Y[31]))
                                                                    //addition
                     v = 1'b1;
                  else
                     v = 1'b0;
               end
      ADDU : begin
                                                                     //Add Unsigned
                 \{c, v, Y\} = S + T;
                                                                     //Carry is
                  c = v;
                                                                     //overflow in
                                                                     //unsigned.
               end
                                                                     //Subtract
      SUB
            : begin
                  \{c, Y\} = S - T;
                                                                     //Signed
                  if((int S < 0 \&\& int T > 0 \&\& !Y[31]) ||
                                                                    //Overflow logic
                     (int S > 0 \&\& int T < 0 \&\& Y[31]))
                                                                    //subtraction.
                     v = 1'b1;
                  else
                     v = 1'b0;
               end
            : begin
                                                                     //Subtract
      SUBU
                 \{c, v, Y\} = S - T;
                                                                     //Unsigned
                  c = v;
               end
      SLT
             : \{c, v, Y\} = (int_S < int_T) ? \{1'bX, 1'bX, 32'b1\}: //Set on less
                                               {1'bX, 1'bX, 32'b0}; //than signed
      SLTU
            : \{c, v, Y\} = (S < T) ? \{1'bX, 1'bX, 32'b1\}:
                                                                    //Set on less
                                      {1'bX, 1'bX, 32'b0};
                                                                    //than unsigned
      AND
            : \{c, v, Y\} = \{1'bX, 1'bX, S \& T\};
                                                                    //Logic AND
      OR
            : \{c, v, Y\} = \{1'bX, 1'bX, S \mid T\};
                                                                    //Logic OR
            : \{c, v, Y\} = \{1'bX, 1'bX, S^T\};
      XOR
                                                                     //Logic XOR
      NOR
             : \{c, v, Y\} = \{1'bX, 1'bX, \sim (S \mid T)\};
                                                                     //Logic NOR
```

```
: \{c, v, Y\} = \{T[0], 1'bX, 1'b0, T[31:1]\};
                                                              //Shift Right
SRL
                                                               //Logical
SRA
       : \{c, v, Y\} = \{T[0], 1'bX, T[31], T[31:1]\};
                                                               //Shift Right
                                                               //Arithmetic
       : \{c, v, Y\} = \{T[31], 1'bX, T[30:0], 1'b0\};
                                                               //Shift Left
SLL
                                                               //Logical
ANDI
       : \{c, v, Y\} = \{1'bX, 1'bX, S \& \{16'h0, T[15:0]\}\};
                                                              //AND Immediate
       : \{c, v, Y\} = \{1'bX, 1'bX, S \mid \{16'h0, T[15:0]\}\};
ORI
                                                              //OR Immediate
       : \{c, v, Y\} = \{1'bX, 1'bX, \{T[15:0], 16'h0\}\};
                                                              //Load upper
LUI
                                                               //Immediate
       : \{c, v, Y\} = \{1'bX, 1'bX, S^{(16'h0, T[15:0])}\};
XORI
                                                               //XOR Immediate
INC
       : begin
                                                               //Increment by 1
            \{c, Y\} = S + 1;
            if((int_S < 0 && int_T < 0 && !Y[31]) ||
                                                              //Overflow logic
                (int S > 0 \&\& int T > 0 \&\& Y[31]))
                                                               //addition.
               v = 1'b1;
            else
               v = 1'b0;
         end
INC4
      : begin
                                                               //Increment by 4
            \{c, Y\} = S + 4;
            if((int S < 0 \&\& int T < 0 \&\& !Y[31]) ||
               (int_S > 0 \&\& int_T > 0 \&\& Y[31]))
               v = 1'b1;
            else
               v = 1'b0;
         end
DEC
      : begin
                                                               //Decrement by 1
            \{c, Y\} = S - 1;
            if((int S < 0 \&\& int T > 0 \&\& !Y[31]) ||
                                                               //Overflow logic
               (int S > 0 && int T < 0 && Y[31]))
                                                              //subtraction.
               v = 1'b1;
            else
               v = 1'b0;
         end
     : begin
DEC4
                                                               //Decrement by 4
            \{c, Y\} = S - 4;
            if((int S < 0 \&\& int T > 0 \&\& !Y[31]) ||
                (int_S > 0 \&\& int_T < 0 \&\& Y[31]))
```

```
v = 1'b1;
             else
              v = 1'b0;
          end
  ZEROS : \{c, v, Y\} = \{1'bX, 1'bX, 32'h0\};
                                        //Fill all zeros
  ONES : \{c, v, Y\} = \{1'bX, 1'bX, \{32\{1'hf\}\}\};
                                                       //Fill all ones
  SP_INIT: {c, v, Y} = {1'bX, 1'bX, 32'h3fc};
                                                      //Set 0x3fc
  default: \{c, v, Y\} = 1'bX;
endcase
end //begin end
```

```
`timescale 1ns / 1ps
/************************ C E C S 4 4 0 *******************
 * File Name: BarrellShifter.v
* Project: Final Project
* Designer: Thomas Nguyen and Reed Ellison
* Email: Tholinngu@gmail.com and notwreed@gmail.com
 * Rev. No.: Version 1.0
 * Rev. Date: 04/10/2019
 * Purpose: Barrell Shifter Module Do Implement Dhe Shift Instructions
 * for the ALU
* NoDes:
 *************************
module BarrellShifter(D, type, shamt, Out, C);
   input
              [4:0] type;
                                     // Function Select from MCU
  input
                                    // Shifting amount from IR[10:6]
             [4:0] shamt;
  input
          [31:0] D;
                                     // Data input for shifiDing
  output reg
                      C;
                                     // Carry flag
  output reg [31:0] Out;
                                     // Shifted Output
  always@(*)
     case (type)
        5'h0E: // Shift Left Logical
           case(shamt)
              5'd0: \{C,Out\} = \{1'b0, D\};
              5'd1: \{C,Out\} = \{D[31], D[30:0], 1'b0\};
              5'd2: \{C,Out\} = \{D[30], D[29:0], 2'b0\};
              5'd3: \{C,Out\} = \{D[29], D[28:0], 3'b0\};
              5'd4: \{C,Out\} = \{D[28], D[27:0], 4'b0\};
              5'd5: \{C,Out\} = \{D[27], D[26:0], 5'b0\};
              5'd6: \{C,Out\} = \{D[26], D[25:0], 6'b0\};
              5'd7: \{C,Out\} = \{D[25], D[24:0], 7'b0\};
              5'd8: \{C,Out\} = \{D[24], D[23:0], 8'b0\};
              5'd9: \{C,Out\} = \{D[23], D[22:0], 9'b0\};
              5'd10: \{C,Out\} = \{D[22], D[21:0], 10'b0\};
              5'd11: \{C,Out\} = \{D[21], D[20:0], 11'b0\};
              5'd12: \{C,Out\} = \{D[20], D[19:0], 12'b0\};
              5'd13: \{C,Out\} = \{D[19], D[18:0], 13'b0\};
              5'd14: \{C,Out\} = \{D[18], D[17:0], 14'b0\};
              5'd15: \{C,Out\} = \{D[17], D[16:0], 15'b0\};
              5'd16: \{C,Out\} = \{D[16], D[15:0], 16'b0\};
              5'd17: \{C,Out\} = \{D[15], D[14:0], 17'b0\};
              5'd18: \{C,Out\} = \{D[14], D[13:0], 18'b0\};
              5'd19: \{C,Out\} = \{D[13], D[12:0], 19'b0\};
              5'd20: \{C,Out\} = \{D[12], D[11:0], 20'b0\};
              5'd21: \{C,Out\} = \{D[11], D[10:0], 21'b0\};
              5'd22: \{C,Out\} = \{D[10], D[9:0], 22'b0\};
```

```
5'd23: \{C,Out\} = \{D[9], D[8:0], 23'b0\};
      5'd24: \{C,Out\} = \{D[8], D[7:0], 24'b0\};
      5'd25: \{C,Out\} = \{D[7], D[6:0], 25'b0\};
      5'd26: \{C,Out\} = \{D[6], D[5:0], 26'b0\};
      5'd27: \{C,Out\} = \{D[5], D[4:0], 27'b0\};
      5'd28: \{C,Out\} = \{D[4], D[3:0], 28'b0\};
      5'd29: \{C,Out\} = \{D[3], D[2:0], 29'b0\};
      5'd30: \{C,Out\} = \{D[2], D[1:0], 30'b0\};
      5'd31: \{C,Out\} = \{D[1], D[0],
                                          31'b0};
   endcase
5'h0C: // Shift Right Logical
   case(shamt)
      5'd0: \{C,Out\} = \{1'b0, D\};
      5'd1: \{C,Out\} = \{D[0], 1'b0, D[31:1]\};
      5'd2: \{C,Out\} = \{D[1], 2'b0, D[31:2]\};
      5'd3: \{C,Out\} = \{D[2], 3'b0, D[31:3]\};
      5'd4: \{C,Out\} = \{D[3], 4'b0, D[31:4]\};
      5'd5: \{C,Out\} = \{D[4], 5'b0, D[31:5]\};
      5'd6: \{C,Out\} = \{D[5], 6'b0, D[31:6]\};
      5'd7: \{C,Out\} = \{D[6], 7'b0, D[31:7]\};
      5'd8: \{C,Out\} = \{D[7], 8'b0, D[31:8]\};
      5'd9: \{C,Out\} = \{D[8], 9'b0, D[31:9]\};
      5'd10: \{C,Out\} = \{D[9], 10'b0, D[31:10]\};
      5'd11: \{C,Out\} = \{D[10], 11'b0, D[31:11]\};
      5'd12: \{C,Out\} = \{D[11], 12'b0, D[31:12]\};
      5'd13: \{C,Out\} = \{D[12], 13'b0, D[31:13]\};
      5'd14: \{C,Out\} = \{D[13], 14'b0, D[31:14]\};
      5'd15: \{C,Out\} = \{D[14], 15'b0, D[31:15]\};
      5'd16: \{C,Out\} = \{D[15], 16'b0, D[31:16]\};
      5'd17: \{C,Out\} = \{D[16], 17'b0, D[31:17]\};
      5'd18: \{C,Out\} = \{D[17], 18'b0, D[31:18]\};
      5'd19: \{C,Out\} = \{D[18], 19'b0, D[31:19]\};
      5'd20: \{C,Out\} = \{D[19], 20'b0, D[31:20]\};
      5'd21: \{C,Out\} = \{D[20], 21'b0, D[31:21]\};
      5'd22: \{C,Out\} = \{D[21], 22'b0, D[31:22]\};
      5'd23: \{C,Out\} = \{D[22], 23'b0, D[31:23]\};
      5'd24: \{C,Out\} = \{D[23], 24'b0, D[31:24]\};
      5'd25: \{C,Out\} = \{D[24], 25'b0, D[31:25]\};
      5'd26: \{C,Out\} = \{D[25], 26'b0, D[31:26]\};
      5'd27: \{C,Out\} = \{D[26], 27'b0, D[31:27]\};
      5'd28: \{C,Out\} = \{D[27], 28'b0, D[31:28]\};
      5'd29: \{C,Out\} = \{D[28], 29'b0, D[31:29]\};
      5'd30: \{C,Out\} = \{D[29], 30'b0, D[31:30]\};
      5'd31: \{C,Out\} = \{D[30], 31'b0, D[31]\};
   endcase
5'hOD: // Shift Right Arithmetic
   case(shamt)
      5'd0: \{C,Out\} = \{1'b0, D\};
      5'd1: \{C,Out\} = \{D[0], D[31], \{1\{D[31]\}\}, D[30:1]\};
      5'd2: \{C,Out\} = \{D[1], D[31], \{2\{D[31]\}\}, D[30:2]\};
```

```
5'd4: \{C,Out\} = \{D[3], D[31], \{4\{D[31]\}\}, D[30:4]\};
      5'd5: \{C,Out\} = \{D[4], D[31], \{5\{D[31]\}\}, D[30:5]\};
      5'd6: \{C,Out\} = \{D[5], D[31], \{6\{D[31]\}\}, D[30:6]\};
      5'd7: \{C,Out\} = \{D[6], D[31], \{7\{D[31]\}\}, D[30:7]\};
      5'd8:
             \{C,Out\} = \{D[7], D[31], \{8\{D[31]\}\}, D[30:8]\};
      5'd9: \{C,Out\} = \{D[8], D[31], \{9\{D[31]\}\}, D[30:9]\};
      5'd10: \{C,Out\} = \{D[9], D[31], \{10\{D[31]\}\}, D[30:10]\};
      5'd11: \{C,Out\} = \{D[10], D[31], \{11\{D[31]\}\}, D[30:11]\};
      5'd12: \{C,Out\} = \{D[11], D[31], \{12\{D[31]\}\}, D[30:12]\};
      5'd13: \{C,Out\} = \{D[12], D[31], \{13\{D[31]\}\}, D[30:13]\};
      5'd14: \{C,Out\} = \{D[13], D[31], \{14\{D[31]\}\}, D[30:14]\};
      5'd15: \{C,Out\} = \{D[14], D[31], \{15\{D[31]\}\}, D[30:15]\};
      5'd16: \{C,Out\} = \{D[15], D[31], \{16\{D[31]\}\}, D[30:16]\};
      5'd17: \{C,Out\} = \{D[16], D[31], \{17\{D[31]\}\}, D[30:17]\};
      5'd18: \{C,Out\} = \{D[17], D[31], \{18\{D[31]\}\}, D[30:18]\};
      5'd19: \{C,Out\} = \{D[18], D[31], \{19\{D[31]\}\}, D[30:19]\};
      5'd20: \{C,Out\} = \{D[19], D[31], \{20\{D[31]\}\}, D[30:20]\};
      5'd21: \{C,Out\} = \{D[20], D[31], \{21\{D[31]\}\}, D[30:21]\};
      5'd22: \{C,Out\} = \{D[21], D[31], \{22\{D[31]\}\}, D[30:22]\};
      5'd23: \{C,Out\} = \{D[22], D[31], \{23\{D[31]\}\}, D[30:23]\};
      5'd24: \{C,Out\} = \{D[23], D[31], \{24\{D[31]\}\}, D[30:24]\};
      5'd25: \{C,Out\} = \{D[24], D[31], \{25\{D[31]\}\}, D[30:25]\};
      5'd26: \{C,Out\} = \{D[25], D[31], \{26\{D[31]\}\}, D[30:26]\};
      5'd27: \{C,Out\} = \{D[26], D[31], \{27\{D[31]\}\}, D[30:27]\};
      5'd28: \{C,Out\} = \{D[27], D[31], \{28\{D[31]\}\}, D[30:28]\};
      5'd29: \{C,Out\} = \{D[28], D[31], \{29\{D[31]\}\}, D[30:29]\};
      5'd30: \{C,Out\} = \{D[29], D[31], \{30\{D[31]\}\}, D[30] \};
      5'd31: \{C,Out\} = \{D[30], D[31], \{31\{D[31]\}\}\
                                                                  };
   endcase
5'h1A: // Rotate Left
   case(shamt)
      5'd0: \{C,Out\} = D;
      5'd1: \{C,Out\} = \{D[30:0], D[31]\};
      5'd2: \{C,Out\} = \{D[29:0], D[31:30]\};
      5'd3: \{C,Out\} = \{D[28:0], D[31:29]\};
      5'd4: \{C,Out\} = \{D[27:0], D[31:28]\};
      5'd5: \{C,Out\} = \{D[26:0], D[31:27]\};
      5'd6: \{C,Out\} = \{D[25:0], D[31:26]\};
      5'd7: \{C,Out\} = \{D[24:0], D[31:25]\};
      5'd8: \{C,Out\} = \{D[23:0], D[31:24]\};
      5'd9: \{C,Out\} = \{D[22:0], D[31:23]\};
      5'd10: \{C,Out\} = \{D[21:0], D[31:22]\};
      5'd11: \{C,Out\} = \{D[20:0], D[31:21]\};
      5'd12: \{C,Out\} = \{D[19:0], D[31:20]\};
      5'd13: \{C,Out\} = \{D[18:0], D[31:19]\};
      5'd14: \{C,Out\} = \{D[17:0], D[31:18]\};
      5'd15: \{C,Out\} = \{D[16:0], D[31:17]\};
      5'd16: \{C,Out\} = \{D[15:0], D[31:16]\};
      5'd17: \{C,Out\} = \{D[14:0], D[31:15]\};
```

 $5'd3: \{C,Out\} = \{D[2], D[31], \{3\{D[31]\}\}, D[30:3]\};$

```
5'd18: \{C,Out\} = \{D[13:0], D[31:14]\};
      5'd19: \{C,Out\} = \{D[12:0], D[31:13]\};
      5'd20: \{C,Out\} = \{D[11:0], D[31:12]\};
      5'd21: \{C,Out\} = \{D[10:0], D[31:11]\};
      5'd22: \{C,Out\} = \{D[9:0], D[31:10]\};
      5'd23: \{C,Out\} = \{D[8:0], D[31:9]\};
      5'd24: \{C,Out\} = \{D[7:0], D[31:8]\};
      5'd25: \{C,Out\} = \{D[6:0], D[31:7]\};
      5'd26: \{C,Out\} = \{D[5:0], D[31:6]\};
      5'd27: \{C,Out\} = \{D[4:0], D[31:5]\};
      5'd28: \{C,Out\} = \{D[3:0], D[31:4]\};
      5'd29: \{C,Out\} = \{D[2:0], D[31:3]\};
      5'd30: \{C,Out\} = \{D[1:0], D[31:2]\};
      5'd31: \{C,Out\} = \{D[0], D[31:1]\};
   endcase
5'h1B: // Rotate Right
   case(shamt)
      5'd0: \{C,Out\} = D;
      5'd1: \{C,Out\} = \{D[0],
                                  D[31:1]};
      5'd2: \{C,Out\} = \{D[1:0], D[31:2]\};
      5'd3: \{C,Out\} = \{D[2:0], D[31:3]\};
      5'd4: \{C,Out\} = \{D[3:0], D[31:4]\};
      5'd5: \{C,Out\} = \{D[4:0], D[31:5]\};
      5'd6: \{C,Out\} = \{D[5:0], D[31:6]\};
      5'd7: \{C,Out\} = \{D[6:0], D[31:7]\};
      5'd8: \{C,Out\} = \{D[7:0], D[31:8]\};
      5'd9: \{C,Out\} = \{D[8:0], D[31:9]\};
      5'd10: \{C,Out\} = \{D[9:0], D[31:10]\};
      5'd11: \{C,Out\} = \{D[10:0], D[31:11]\};
      5'd12: \{C,Out\} = \{D[11:0], D[31:12]\};
      5'd13: \{C,Out\} = \{D[12:0], D[31:13]\};
      5'd14: \{C,Out\} = \{D[13:0], D[31:14]\};
      5'd15: \{C,Out\} = \{D[14:0], D[31:15]\};
      5'd16: \{C,Out\} = \{D[15:0], D[31:16]\};
      5'd17: \{C,Out\} = \{D[16:0], D[31:17]\};
      5'd18: \{C,Out\} = \{D[17:0], D[31:18]\};
      5'd19: \{C,Out\} = \{D[18:0], D[31:19]\};
      5'd20: \{C,Out\} = \{D[19:0], D[31:20]\};
      5'd21: \{C,Out\} = \{D[20:0], D[31:21]\};
      5'd22: \{C,Out\} = \{D[21:0], D[31:22]\};
      5'd23: \{C,Out\} = \{D[22:0], D[31:23]\};
      5'd24: \{C,Out\} = \{D[23:0], D[31:24]\};
      5'd25: \{C,Out\} = \{D[24:0], D[31:25]\};
      5'd26: \{C,Out\} = \{D[25:0], D[31:26]\};
      5'd27: \{C,Out\} = \{D[26:0], D[31:27]\};
      5'd28: \{C,Out\} = \{D[27:0], D[31:28]\};
      5'd29: \{C,Out\} = \{D[28:0], D[31:29]\};
      5'd30: \{C,Out\} = \{D[29:0], D[31:30]\};
      5'd31: \{C,Out\} = \{D[30:0], D[31]\};
   endcase
```

endcase

```
`timescale 1ns / 1ps
/************************ C E C S 4 4 0 *******************
 * File Name: MPY_SIMD.v
* Project: SIMD MIPS
 * Designer: Thomas Nguyen
* Email: tholinngu@gmail.com
 * Rev. No.: Version 1.0
 * Rev. Date: 01/24/2019
 * Purpose: The multiplication module is part of the function select opcode
 * that uses two 32 bit inputs of S and T data and converts those registers
 ^{\star} to integer and does the calculation. The SIMD version allows to select
 * 4 16 or 2 32 bits of output to a 64 bit register.
 * Notes:
 module MPY_SIMD(simd_sel, S, T, prdct);
            [1:0] simd sel; //SIMD mode selector
  input
                               //Inputs
  input
            [31:0] S, T;
  output reg [63:0] prdct;
                               //Output Product
  integer
                  int S, int T;
  parameter simd8 = 2'b01, simd16 = 2'b10;
  always@(S, T) begin
    int S = S;
                               //Convert to integer
     int_T = T;
     case(simd sel)
        simd8: begin
          prdct[15:0] = int_S[7:0] * int_T[7:0];
          prdct[31:16] = int_S[15:8] * int_T[15:8];
          prdct[47:32] = int_S[23:16] * int_T[23:16];
          prdct[63:48] = int S[31:24] * int T[31:24];
        end
        simd16: begin
          prdct[31:0] = int_S[15:0] * int_T[15:0];
          prdct[63:32] = int_S[31:16] * int_T[31:16];
        end
        default:
         prdct = int S * int T;
     endcase
  end
endmodule
```

177

```
`timescale 1ns / 1ps
/************************ C E C S 4 4 0 *******************
 * File Name: DIV_SIMD.v
* Project: SIMD MIPS
* Designer: Thomas Nguyen
* Email: tholinngu@gmail.com
 * Rev. No.: Version 1.0
 * Rev. Date: 04/18/2019
 * Purpose: The division module is part of the function select opcode that
 * uses two 32 bit inputs S and T and two 32 bit output. The SIMD version
 * allows the output to be a vector of multiple data. The SIMD select let's
 * the user choose between 8, 16 or the normal 32 bits. Quotient is loaded
 * into one register and remainder another.
 * Notes:
 ******************************
module DIV SIMD(simd sel, S, T, quote, rem);
  input
             [1:0] simd_sel; //SIMD mode select
           [31:0] S, T;
  input
                                //Inputs
  output reg [31:0] quote, rem; //Outputs Quotient and Remainder
                  int_S, int_T;
  integer
  parameter simd8 = 2'b01, simd16 = 2'b10;
  always@(S, T, simd sel) begin
     int S = S;
                                //Convert to integer
     int T = T;
     case(simd sel)
        simd8: begin
           quote[7:0] = int S[7:0] / int T[7:0];
           quote[15:8] = int S[15:8] / int T[15:8];
           quote[23:16] = int S[23:16] / int T[23:16];
           quote[31:24] = int S[31:24] / int T[31:24];
           rem[7:0] = int_S[7:0] % int_T[7:0];
           rem[15:8] = int S[15:8] % int T[15:8];
           rem[23:16] = int S[23:16] % int T[23:16];
           rem[31:24] = int S[31:24] % int T[31:24];
        end
        simd16: begin
           quote[15:0] = int_S[15:0] / int_T[15:0];
           quote[31:16] = int S[31:16] / int T[31:16];
           rem[15:0] = int S[15:0] % int T[15:0];
           rem[31:16] = int_S[31:16] % int_T[31:16];
        end
        default: begin
           quote = int S / int T;
```

```
rem = int_S % int_T;
        end
  endcase
   end
endmodule
```

```
`timescale 1ns / 1ps
/******************************* C E C S 4 4 0 *********************
* File Name: MIPS_SIMD.v
* Project: SIMD MIPS
* Designer: Thomas Nguyen
* Email: tholinngu@gmail.com
* Rev. No.: Version 1.0
* Rev. Date: 04/18/2019
* Purpose: An SIMD version of the MIPS 32 module. This will do similar ALU
* instructions outputting 32 bits in vectors.
* Notes:
module MIPS SIMD(SIMD Sel, S, T, FS, Y);
            [1:0] SIMD Sel; //SIMD mode select
  input
           [31:0] S, T; //Inputs
          [4:0] FS;
  input
                          //FS opcode
  output reg [31:0] Y;
                          //Output
  //Integers to store Inputs
  integer int S, int T;
  parameter
  //SIMD Modes
  SIMD8 = 2'b01, SIMD16 = 2'b10,
  PASS S = 5'h00, PASS T = 5'h01,
  //SIMD8
  ADD8 = 5'h02, SUB8 = 5'h04,
  AND8 = 5'h08, OR8 = 5'h09, XOR8 = 5'h0a, NOR8 = 5'h0b,
  SRL8 = 5'h0c, SRA8 = 5'h0d, SLL8 = 5'h0e,
  //SIMD16
  ADD16 = 5'h02, SUB16 = 5'h04,
  AND16 = 5'h08, OR16 = 5'h09, XOR16 = 5'h0a, NOR16 = 5'h0b,
  //Other Operations
  INC_8 = 5'h0f, INC4_8 = 5'h10, DEC_8 = 5'h11, DEC4_8= 5'h12,
  INC 16 = 5'h0f, INC4 16 = 5'h10, DEC 16 = 5'h11, DEC4 16= 5'h12,
  ZEROS = 5'h13, ONES = 5'h14;
  always@(S or T or FS or SIMD_Sel) begin
     int S = S;
     int T = T;
     case(SIMD Sel)
       SIMD8: begin
          case(FS)
             PASS_S : Y = S;
```

```
PASS T : Y = T;
ADD8 : begin
            Y[7:0] = S[7:0] + T[7:0];
            Y[15:8] = S[15:8] + T[15:8];
            Y[23:16] = S[23:16] + T[23:16];
            Y[31:24] = S[31:24] + T[31:24];
         end
SUB8
     : begin
            Y[7:0] = S[7:0] - T[7:0];
            Y[15:8] = S[15:8] - T[15:8];
            Y[23:16] = S[23:16] - T[23:16];
            Y[31:24] = S[31:24] - T[31:24];
         end
AND8
      : begin
            Y[7:0] = S[7:0] & T[7:0];
            Y[15:8] = S[15:8] & T[15:8];
            Y[23:16] = S[23:16] & T[23:16];
            Y[31:24] = S[31:24] & T[31:24];
         end
OR8
       : begin
            Y[7:0] = S[7:0] | T[7:0];
            Y[15:8] = S[15:8] | T[15:8];
            Y[23:16] = S[23:16] | T[23:16];
            Y[31:24] = S[31:24] | T[31:24];
         end
XOR8
       : begin
            Y[7:0] = S[7:0] ^ T[7:0];
            Y[15:8] = S[15:8] ^ T[15:8];
            Y[23:16] = S[23:16] ^ T[23:16];
            Y[31:24] = S[31:24] ^ T[31:24];
         end
NOR8
      : begin
            Y[7:0] = \sim (S[7:0] | T[7:0]);
            Y[15:8] = \sim (S[15:8] | T[15:8]);
            Y[23:16] = \sim (S[23:16] | T[23:16]);
            Y[31:24] = \sim (S[31:24] \mid T[31:24]);
         end
INC 8 : begin
            Y[7:0] = S[7:0] + 1'b1;
            Y[15:8] = S[15:8] + 1'b1;
            Y[23:16] = S[23:16] + 1'b1;
            Y[31:24] = S[31:24] + 1'b1;
         end
INC4 8 : begin
            Y[7:0] = S[7:0] + 4;
            Y[15:8] = S[15:8] + 4;
            Y[23:16] = S[23:16] + 4;
            Y[31:24] = S[31:24] + 4;
```

```
end
      DEC_8 : begin
                  Y[7:0] = S[7:0] - 1'b1;
                  Y[15:8] = S[15:8] - 1'b1;
                  Y[23:16] = S[23:16] - 1'b1;
                  Y[31:24] = S[31:24] - 1'b1;
               end
     DEC4_8 : begin
                  Y[7:0] = S[7:0] - 4;
                  Y[15:8] = S[15:8] - 4;
                  Y[23:16] = S[23:16] - 4;
                  Y[31:24] = S[31:24] - 4;
               end
     default: Y = S; //Default Pass S
  endcase
end //SIMD8 end
SIMD16: begin
  case(FS)
     PASS S : Y = S;
     PASS T : Y = T;
     ADD16 : begin
                  Y[15:0] = S[15:0] + T[15:0];
                  Y[31:16] = S[31:16] + T[31:16];
               end
      SUB16 : begin
                 Y[15:0] = S[15:0] - T[15:0];
                  Y[31:16] = S[31:16] - T[31:16];
               end
     AND16 : begin
                  Y[15:0] = S[15:0] & T[15:0];
                  Y[31:16] = S[31:16] & T[31:16];
               end
     OR16 : begin
                  Y[15:0] = S[15:0] | T[15:0];
                  Y[31:16] = S[31:16] | T[31:16];
               end
     XOR16 : begin
                  Y[15:0] = S[15:0] ^ T[15:0];
                  Y[31:16] = S[31:16] ^ T[31:16];
               end
     NOR16 : begin
                  Y[15:0] = \sim (S[15:0] | T[15:0]);
                  Y[31:16] = \sim (S[31:16] \mid T[31:16]);
               end
      INC 16 : begin
                  Y[15:0] = S[15:0] + 1'b1;
                  Y[31:16] = S[31:16] + 1'b1;
```

```
end
               INC4_16: begin
                          Y[15:0] = S[15:0] + 4;
                          Y[31:16] = S[31:16] + 4;
               DEC_16 : begin
                          Y[15:0] = S[15:0] - 1'b1;
                          Y[31:16] = S[31:16] - 1'b1;
               DEC4_16: begin
                          Y[15:0] = S[15:0] - 4;
                         Y[31:16] = S[31:16] - 4;
                        end
              default: Y = S; //Default Pass_S
            endcase
         end //SIMD16 end
         default: begin //Normal mode
              Y = S;
            end
         endcase
      end //always end
endmodule
```

```
`timescale 1ns / 1ps
/*****************************
 * File Name: BarrellShift SIMD.v
* Project: Final Project
* Designer: Thomas Nguyen and Reed Ellison
 * Email:
           Tholinngu@gmail.com and notwreed@gmail.com
 * Rev. No.: Version 1.0
 * Rev. Date: 04/20/2019
 * Purpose: SIMD Barrel Shifter Module to shift vector content in registers.
 * NoDes:
 ******************************
module BarrelShift SIMD(simd sel, D, type, shamt, Out);
  input [1:0] simd sel;
  input
             [4:0] type;
                                    // Function Select from MCU
                                   // Shifting amount from IR[10:6]
  input
             [4:0] shamt;
           [31:0] D;
                                    // Data input for shifiDing
  input
  output reg [31:0] Out;
                                   // Shifted Output
  always@(*)
     case(simd sel)
     2'b01: //simd8
        case(type)
           5'h0E: // Shift Left Logical
              case(shamt)
                 5'd0: Out = D;
                 5'd1: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                           = \{\{D[30:24], 1'b0\}, \{D[22:16], 1'b0\},
                               {D[14:8], 1'b0}, {D[6:0], 1'b0}};
                 5'd2: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                           = \{ \{ D[29:24], 2'b0 \}, \{ D[21:16], 2'b0 \}, \}
                               {D[13:8], 2'b0}, {D[5:0],
                 5'd3: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                           = \{ \{ D[28:24], 3'b0 \}, \{ D[20:16], 3'b0 \}, \}
                               {D[12:8], 3'b0}, {D[4:0],
                                                         3'b0}};
                 5'd4: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                           = \{\{D[27:24], 4'b0\}, \{D[19:16], 4'b0\},
                               {D[11:8], 4'b0}, {D[3:0],
                 5'd5: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                           = \{\{D[26:24], 5'b0\}, \{D[18:16], 5'b0\}, \}
                              {D[10:8], 5'b0}, {D[2:0], 5'b0}};
                 5'd6: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                           = \{ \{ D[25:24], 5'b0 \}, \{ D[17:16], 5'b0 \}, \}
                              {D[9:8], 5'b0}, {D[1:0],
                                                         5'b0}};
                 5'd7: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                           = \{ \{ D[24], 6'b0 \}, \{ D[17], 6'b0 \}, \}
                              {D[8], 6'b0}, {D[0], 6'b0}};
                 default: Out = 32'b0;
```

```
endcase
5'hOC: // Shift Right Logical
   case(shamt)
      5'd0: Out = D;
      5'd1: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                   = \{\{1'b0, D[31:25]\}, \{1'b0, D[23:17]\},
                      {1'b0, D[15:9]}, {1'b0, D[7:1]}};
      5'd2: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{\{2'b0, D[31:26]\}, \{2'b0, D[23:18]\},
                      {2'b0, D[15:10]}, {2'b0, D[7:2]}};
      5'd3: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{3'b0, D[31:27]\}, \{3'b0, D[23:19]\}, \}
                      {3'b0, D[15:11]}, {3'b0, D[7:3]}};
      5'd4: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{4'b0, D[31:28] \}, \{4'b0, D[23:20] \}, \}
                      {4'b0, D[15:12]}, {4'b0, D[7:4]}};
      5'd5: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                   = \{ \{5'b0, D[31:29] \}, \{5'b0, D[23:21] \}, \}
                      {5'b0, D[15:13]}, {5'b0, D[7:5]}};
      5'd6: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{\{6'b0, D[31:30]\}, \{6'b0, D[23:22]\},
                      {6'b0, D[15:14]}, {6'b0, D[7:6]}};
      5'd7: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{7'b0, D[31] \}, \{7'b0, D[23] \}, \}
                      {7'b0, D[15]}, {7'b0, D[7]}};
      default: Out = 32'b0;
   endcase
5'hOD: // Shift Right Arithmetic
   case(shamt)
      5'd0: Out = D;
      5'd1: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                   = \{\{D[31], D[31:25]\}, \{D[23], D[23:17]\},
                      {D[15], D[15:9]}, {D[7], D[7:1]}};
      5'd2: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                   = \{\{\{2\{D[31]\}\}, D[31:26]\}, \{\{2\{D[23]\}\}, D[23:18]\}, \}
                      \{\{2\{D[15]\}\}, D[15:10]\}, \{\{2\{D[7]\}\}, D[7:2]\}\};
      5'd3: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{\{\{3\{D[31]\}\}, D[31:27]\}, \{\{3\{D[23]\}\}, D[23:19]\},\}
                      {\{3\{D[15]\}\}, D[15:11]\}, \{\{3\{D[7]\}\}, D[7:3]\}\};}
      5'd4: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                   = \{\{\{4\{D[31]\}\}, D[31:28]\}, \{\{4\{D[23]\}\}, D[23:20]\},\}
                      \{\{4\{D[15]\}\}, D[15:12]\}, \{\{4\{D[7]\}\}, D[7:4]\}\};
      5'd5: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                   = \{\{\{5\{D[31]\}\}, D[31:29]\}, \{\{5\{D[23]\}\}, D[23:21]\},\}
                      \{\{5\{D[15]\}\}, D[15:13]\}, \{\{5\{D[7]\}\}, D[7:5]\}\};
      5'd6: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                   = \{\{\{6\{D[31]\}\}, D[31:30]\}, \{\{6\{D[23]\}\}, D[23:22]\},\}
                      {{6{D[15]}}, D[15:14]}, {{6{D[7]}}}, D[7:6]}};
      default: Out = \{\{7\{D[31]\}\}, D[31]\}, \{\{7\{D[23]\}\}, D[23]\},
                        \{\{7\{D[15]\}\}, D[15]\}, \{\{7\{D[7]\}\}, D[7]\}\};
```

```
endcase
5'h1A: // Rotate Left
   case(shamt)
      5'd0: Out = D;
      5'd1: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{D[30:24], D[31] \}, \{D[22:16], D[23] \}, \}
                     {D[14:8], D[15]}, {D[6:0], D[7]}};
      5'd2: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{D[29:24], D[31:30] \}, \{D[21:16], D[23:22] \}, \}
                     {D[13:8], D[15:14]}, {D[5:0],
                                                        D[7:6]}};
      5'd3: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{D[28:24], D[31:29] \}, \{D[20:16], D[23:21] \}, \}
                     {D[12:8], D[15:13]}, {D[4:0],
                                                        D[7:5]}};
      5'd4: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{D[27:24], D[31:28] \}, \{D[19:16], D[23:20] \}, \}
                     {D[11:8], D[15:12]}, {D[3:0],
                                                        D[7:4]}};
      5'd5: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{D[26:24], D[31:27] \}, \{D[18:16], D[23:19] \}, \}
                     {D[10:8], D[15:11]}, {D[2:0],
                                                        D[7:3]}};
      5'd6: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{D[25:24], D[31:26] \}, \{D[17:16], D[23:18] \}, \}
                     {D[9:8],
                               D[15:10]}, {D[1:0], D[7:2]}};
      5'd7: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{D[24], D[31:25] \}, \{D[16], D[23:17] \}, \}
                     {D[8], D[15:9]}, {D[0], D[7:1]}};
      default: Out = D;
   endcase
5'h1B: // Rotate Right
   case(shamt)
      5'd0: Out = D;
      5'd1: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{D[24], D[31:25] \}, \{D[16], D[23:17] \}, \}
                     \{D[8], D[15:9]\}, \{D[0], D[7:1]\}\};
      5'd2: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{D[25:24], D[31:26] \}, \{D[17:16], D[23:18] \}, \}
                     {D[9:8], D[15:10]}, {D[1:0],
                                                        D[7:2]}};
      5'd3: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{D[26:24], D[31:27] \}, \{D[18:17], D[23:19] \}, \}
                     {D[10:8], D[15:11]}, {D[2:0], D[7:3]}};
      5'd4: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{D[27:24], D[31:28] \}, \{D[19:17], D[23:20] \}, \}
                     {D[11:8], D[15:12]}, {D[3:0],
                                                        D[7:4]}};
      5'd5: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{D[28:24], D[31:29] \}, \{D[20:17], D[23:21] \}, \}
                     {D[12:8], D[15:13]}, {D[4:0],
                                                        D[7:5]}};
      5'd6: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{D[29:24], D[31:30] \}, \{D[21:17], D[23:22] \}, \}
                     {D[13:8], D[15:14]}, {D[5:0], D[7:6]}};
      5'd7: {Out[31:24], Out[23:16], Out[15:8], Out[7:0]}
                  = \{ \{D[30:24], D[31] \}, \{D[22:17], D[23] \}, \}
```

```
{D[14:8], D[15]}, {D[6:0], D[7]}};
           default: Out = D;
        endcase
  endcase
2'b10: //simd16
  case(type)
     5'h0E: // Shift Left Logical
        case(shamt) // 31:16 bits,
                                                15:0 bits
           5'd0: Out = D;
           5'd1: {Out[31:16], Out[15:0]} =
                      {{D[30:16], 1'b0}, {D[14:0], 1'b0}};
           5'd2: {Out[31:16], Out[15:0]} =
                      {{D[29:16], 2'b0}, {D[13:0], 2'b0}};
           5'd3: {Out[31:16], Out[15:0]} =
                      {{D[28:16], 3'b0}, {D[12:0], 3'b0}};
           5'd4: {Out[31:16], Out[15:0]} =
                      {{D[27:16], 4'b0}, {D[11:0], 4'b0}};
           5'd5: {Out[31:16], Out[15:0]} =
                      {{D[26:16], 5'b0}, {D[10:0], 5'b0}};
           5'd6: {Out[31:16], Out[15:0]} =
                      {{D[25:16], 6'b0}, {D[9:0], 6'b0}};
           5'd7: {Out[31:16], Out[15:0]} =
                      {{D[24:16], 7'b0}, {D[8:0], 7'b0}};
           5'd8: {Out[31:16], Out[15:0]} =
                      {{D[23:16], 8'b0}, {D[7:0], 8'b0}};
           5'd9: \{Out[31:16], Out[15:0]\} =
                      {{D[22:16], 9'b0}, {D[6:0], 9'b0}};
           5'd10: {Out[31:16], Out[15:0]} =
                      {{D[21:16], 10'b0}, {D[5:0], 10'b0}};
           5'd11: {Out[31:16], Out[15:0]} =
                      {{D[20:16], 11'b0}, {D[4:0], 11'b0}};
           5'd12: {Out[31:16], Out[15:0]} =
                      {{D[19:16], 12'b0}, {D[3:0], 12'b0}};
           5'd13: {Out[31:16], Out[15:0]} =
                      {{D[18:16], 13'b0}, {D[2:0], 13'b0}};
           5'd14: {Out[31:16], Out[15:0]} =
                      {{D[17:16], 14'b0}, {D[1:0], 14'b0}};
           5'd15: {Out[31:16], Out[15:0]} =
                      {{D[16], 15'b0}, {D[0], 15'b0}};
           default: Out = 32'b0;
        endcase
     5'h0C: // Shift Right Logical
        case(shamt) // 31:16 bits, 15:0 bits
           5'd0: Out = D;
           5'd1: {Out[31:16],Out[15:0]} =
                      {{1'b0, D[31:17]}, {1'b0, D[15:1]}};
           5'd2: {Out[31:16], Out[15:0]} =
                      {{2'b0, D[31:18]}, {2'b0, D[15:2]}};
           5'd3: {Out[31:16], Out[15:0]} =
                      {{3'b0, D[31:19]}, {3'b0, D[15:3]}};
```

```
5'd4: {Out[31:16], Out[15:0]} =
                 {{4'b0, D[31:20]}, {4'b0, D[15:4]}};
      5'd5: {Out[31:16], Out[15:0]} =
                 {{5'b0, D[31:21]}, {5'b0, D[15:5]}};
      5'd6: {Out[31:16], Out[15:0]} =
                 {{6'b0, D[31:22]}, {6'b0, D[15:6]}};
      5'd7: {Out[31:16], Out[15:0]} =
                 {{7'b0, D[31:23]}, {7'b0, D[15:7]}};
      5'd8: {Out[31:16], Out[15:0]} =
                 {{8'b0, D[31:24]}, {8'b0, D[15:8]}};
      5'd9: {Out[31:16], Out[15:0]} =
                 {{9'b0, D[31:25]}, {9'b0, D[15:9]}};
      5'd10: {Out[31:16], Out[15:0]} =
                 {{10'b0, D[31:26]}, {10'b0, D[15:10]}};
      5'd11: {Out[31:16], Out[15:0]} =
                 {{11'b0, D[31:27]}, {11'b0, D[15:11]}};
      5'd12: {Out[31:16], Out[15:0]} =
                 {{12'b0, D[31:28]}, {12'b0, D[15:12]}};
      5'd13: {Out[31:16], Out[15:0]} =
                 {{13'b0, D[31:29]}, {13'b0, D[15:13]}};
      5'd14: {Out[31:16], Out[15:0]} =
                 {{14'b0, D[31:30]}, {14'b0, D[15:14]}};
      5'd15: {Out[31:16], Out[15:0]} =
                 {{15'b0, D[31]}, {15'b0, D[15]}};
      default: Out = 32'b0;
   endcase
5'hOD: // Shift Right Arithmetic
   case(shamt) // 31:16 bits,
                                            15:0 bits
      5'd0: Out = D;
      5'd1: {Out[31:16], Out[15:0]} =
                 {{{1{D[31]}}, D[31:17]}, {{1{D[15]}}, D[15:1]}};
      5'd2: {Out[31:16], Out[15:0]} =
                 \{\{\{2\{D[31]\}\}, D[31:18]\}, \{\{2\{D[15]\}\}, D[15:2]\}\};
      5'd3: {Out[31:16], Out[15:0]} =
                 \{\{\{3\{D[31]\}\}, D[31:19]\}, \{\{3\{D[15]\}\}, D[15:3]\}\};
      5'd4: {Out[31:16], Out[15:0]} =
                 {{4{D[31]}}, D[31:20]}, {{4{D[15]}}, D[15:4]}};
      5'd5: {Out[31:16], Out[15:0]} =
                 {{5{D[31]}}, D[31:21]}, {{5{D[15]}}, D[15:5]}};
      5'd6: {Out[31:16], Out[15:0]} =
                 \{\{\{6\{D[31]\}\}, D[31:22]\}, \{\{6\{D[15]\}\}, D[15:6]\}\};
      5'd7: {Out[31:16], Out[15:0]} =
                 \{\{\{7\{D[31]\}\}\}, D[31:23]\}, \{\{7\{D[15]\}\}, D[15:7]\}\};
      5'd8: {Out[31:16], Out[15:0]} =
                 {{{8{D[31]}}, D[31:24]}, {{8{D[15]}}, D[15:8]}};
      5'd9: {Out[31:16], Out[15:0]} =
                 \{\{\{9\{D[31]\}\}, D[31:25]\}, \{\{9\{D[15]\}\}, D[15:9]\}\};
      5'd10: {Out[31:16], Out[15:0]} =
                 \{\{\{10\{D[31]\}\}, D[31:26]\}, \{\{10\{D[15]\}\}, D[15:10]\}\};
      5'd11: {Out[31:16], Out[15:0]} =
```

```
\{\{\{11\{D[31]\}\}, D[31:27]\}, \{\{11\{D[15]\}\}, D[15:11]\}\};
      5'd12: {Out[31:16], Out[15:0]} =
                 {{{12{D[31]}}, D[31:28]}, {{12{D[15]}}, D[15:12]}};
      5'd13: {Out[31:16], Out[15:0]} =
                 \{\{\{13\{D[31]\}\}, D[31:29]\}, \{\{13\{D[15]\}\}, D[15:13]\}\};
      5'd14: {Out[31:16], Out[15:0]} =
                 \{\{\{14\{D[31]\}\}, D[31:30]\}, \{\{14\{D[15]\}\}, D[15:14]\}\};
      5'd15: {Out[31:16], Out[15:0]} =
                 {{{15{D[31]}}, D[31]},
                                         {{15{D[15]}}, D[15]}};
      default: Out = \{\{16\{D[31]\}\}, \{16\{D[15]\}\}\};
   endcase
5'h1A: // Rotate Left
   case(shamt)
      5'd0: Out = D;
      5'd1: {Out[31:16], Out[15:0]} =
                 {{D[30:16], D[31]}, {D[14:0], D[15]}};
      5'd2: {Out[31:16], Out[15:0]} =
                 {{D[29:16], D[31:30]}, {D[13:0], D[15:14]}};
      5'd3: {Out[31:16], Out[15:0]} =
                 {{D[28:16], D[31:29]}, {D[12:0], D[15:13]}};
      5'd4: {Out[31:16], Out[15:0]} =
                 {{D[27:16], D[31:28]}, {D[11:0], D[15:12]}};
      5'd5: {Out[31:16], Out[15:0]} =
                 {{D[26:16], D[31:27]}, {D[10:0], D[15:11]}};
      5'd6: {Out[31:16], Out[15:0]} =
                 {{D[25:16], D[31:26]}, {D[9:0], D[15:10]}};
      5'd7: {Out[31:16], Out[15:0]} =
                 {{D[24:16], D[31:25]}, {D[8:0], D[15:9]}};
      5'd8: {Out[31:16], Out[15:0]} =
                 {{D[23:16], D[31:24]}, {D[7:0], D[15:8]}};
      5'd9: {Out[31:16], Out[15:0]} =
                 {{D[22:16], D[31:23]}, {D[6:0], D[15:7]}};
      5'd10: {Out[31:16], Out[15:0]} =
                 {{D[21:16], D[31:22]}, {D[5:0], D[15:6]}};
      5'd11: {Out[31:16], Out[15:0]} =
                 {{D[20:16], D[31:21]}, {D[4:0], D[15:5]}};
      5'd12: {Out[31:16], Out[15:0]} =
                 {{D[19:16], D[31:20]}, {D[3:0], D[15:4]}};
      5'd13: {Out[31:16], Out[15:0]} =
                 {{D[18:16], D[31:19]}, {D[2:0], D[15:3]}};
      5'd14: {Out[31:16], Out[15:0]} =
                 {{D[17:16], D[31:18]}, {D[1:0], D[15:2]}};
      5'd15: {Out[31:16], Out[15:0]} =
                 {{D[16], D[31:17]}, {D[0], D[15:1]}};
      default: Out = D;
   endcase
5'h1B: // Rotate Right
  case(shamt)
      5'd0: Out = D;
      5'd1: {Out[31:16], Out[15:0]} =
```

```
{{D[16], D[31:17]}, {D[0], D[15:1]}};
           5'd2: {Out[31:16], Out[15:0]} =
                      {{D[17:16], D[31:18]}, {D[1:0], D[15:2]}};
           5'd3: {Out[31:16], Out[15:0]} =
                      {{D[18:16], D[31:19]}, {D[2:0], D[15:3]}};
           5'd4: {Out[31:16], Out[15:0]} =
                      {{D[19:16], D[31:20]}, {D[3:0], D[15:4]}};
           5'd5: {Out[31:16], Out[15:0]} =
                      {{D[20:16], D[31:21]}, {D[4:0], D[15:5]}};
           5'd6: {Out[31:16], Out[15:0]} =
                      {{D[21:16], D[31:22]}, {D[5:0], D[15:6]}};
           5'd7: {Out[31:16], Out[15:0]} =
                      {{D[22:16], D[31:23]}, {D[6:0], D[15:7]}};
           5'd8: {Out[31:16], Out[15:0]} =
                      {{D[23:16], D[31:24]}, {D[7:0], D[15:8]}};
           5'd9: {Out[31:16], Out[15:0]} =
                      {{D[24:16], D[31:25]}, {D[8:0], D[15:9]}};
           5'd10: {Out[31:16], Out[15:0]} =
                      {{D[25:16], D[31:26]}, {D[9:0], D[15:10]}};
           5'd11: {Out[31:16], Out[15:0]} =
                      {{D[26:16], D[31:27]}, {D[10:0], D[15:11]}};
           5'd12: {Out[31:16], Out[15:0]} =
                      {{D[27:16], D[31:28]}, {D[11:0], D[15:12]}};
           5'd13: {Out[31:16], Out[15:0]} =
                      {{D[28:16], D[31:29]}, {D[12:0], D[15:13]}};
           5'd14: {Out[31:16], Out[15:0]} =
                      {{D[29:16], D[31:30]}, {D[13:0], D[15:14]}};
           5'd15: {Out[31:16], Out[15:0]} =
                      {{D[30:16], D[31]}, {D[14:0], D[15]}};
           default: Out = D;
        endcase
  endcase
  default : Out = D;
endcase
```

endmodule

These are the instruction memory modules used to verify instruction execution and interrupt handling.

```
Instruction Memory
3c 01 12 34 // main: lui $01, 0x1234
34 21 56 78 // ori $01, 0x5678 # LI R01, 0x12345678
3c 02 87 65 // lui $02, 0x8765
34 42 43 21 // ori $02, 0x4321 # LI R02, 0x87654321
00 01 18 20 // add $03, $00, $01 # COPY R03, R01
10 22 00 01 // beq $01, $02, no_eq # should not branch 10 23 00 03 // beq $01, $03, yes_eq # should branch
3c Oe ff ff // no_eq: lui $14, OxFFFF
35 ce ff ff // ori $14, OxFFFF # LI R14, OxFFFFFFFF "fail flag"
00 00 00 0d //
                            breaK
00 00 70 20 // yes_eq: add $14, $0, $0  # CLR R14 "pass flag"
                           bne $01, $03, no_ne  # should not branch
bne $01, $02, yes_ne  # should branch
14 23 00 01 //
14 23 00 01 //
14 22 00 03 //
3c Of ff ff // no_ne: lui $15, 0xFFFF
35 ef ff ff //
                            ori $15, 0xFFFFF # LI R15, 0xFFFFFFFF "fail flag"
00 00 00 0d //
                             break
00 00 78 20 // yes_ne: add $15, $0, $0  # CLR R15 "pass flag"
3c 0d 10 01 //
                             lui $13, 0x1001
                        ori $13, 0x00C0  # LI R13, 0x100100C0 sw $01, 0($13)  # ST [R13], R01 break
35 ad 00 c0 //
ad a1 00 00 //
00 00 00 0d //
```

```
@0
            // Big Endian Format
C3 C3 C3 C3 // 0x00:03
           // 0x04:07
12 34 56 78
            // 0x08:0B
89 AB CD EF
           // 0x0C:0F
A5 A5 A5 A5
5A 5A 5A 5A // 0x10:13 //0x04
24 68 AC E0 // 0x14:17
13 57 9B DF // 0x18:1B
OF OF OF OF // 0x1C:1F
F0 F0 F0 F0 // 0x20:23 //0x08
00 00 00 09 // 0x24:27
00 00 00 0A // 0x28:2B
00 00 00 0B // 0x2C:2F
00 00 00 0C // 0x30:33 //0x0C
00 00 00 0D // 0x34:37
FF FF FF F8 // 0x38:3B
00 00 75 CC // 0x3C:3F
@1CC
AB CD EF 01 // 0x1CC:1CF
@3F8
00 00 00 00 // 0x3F8:3FB
```

00 00 00 00 // 0x3F8:3FB

```
Instruction Memory
3c 01 ff ff // main: lui $01, 0xFFFF
34 21 ff ff // ori $01, 0xFFFF # LI R01, 0xFFFFFFF
                      addi $02, $00, 0x10 # LI R02, 0x10
20 02 00 10 //
                     lui $15, 0x1001
3c Of 10 O1 //
35 ef 00 c0 //
                      ori $15, 0x00C0 # LI R15, 0x100100C0
00 01 08 42 // top: srl $01, $01, 1  # logical shift right 1 bit
ad e1 00 00 // sw $01, 0 ($15) # ST [R15], R01
21 ef 00 04 // addi $15, $15, 4 # inc memory pointer 4 bytes
20 42 ff ff // addi $02, $02, -1 # decrement the loop counter
14 40 ff fb // bne $02, $00, top # and jmp to top if not finished
08 10 00 0c // j exit # jump around a halt instruction
00 00 00 0d // break
3c 0e 5a 5a // exit: lui $14, 0x5A5A
35 ce 3c 3c // ori $14, 0x3C3C  # LI R14, 0x5A5A3C3C
00 00 00 0d //
                      break
Data Memory
@0  // Big Endian Format
C3 C3 C3 C3 // 0x00:03
12 34 56 78 // 0x04:07
89 AB CD EF // 0x08:0B
A5 A5 A5 A5 // 0x0C:0F
5A 5A 5A 5A // 0x10:13 //0x04
24 68 AC E0 // 0x14:17
13 57 9B DF // 0x18:1B
              // 0x1C:1F
OF OF OF OF
F0 F0 F0 F0 // 0x20:23 //0x08
00 00 00 09 // 0x24:27
00 00 00 0A // 0x28:2B
00 00 00 0B // 0x2C:2F
00 00 00 0C // 0x30:33 //0x0C
00 00 00 0D // 0x34:37
FF FF FF F8 // 0x38:3B
00 00 75 CC // 0x3C:3F
@1CC
AB CD EF 01 // 0x1CC:1CF
@3F8
```

00 00 00 00 // 0x3F8:3FB

```
Instruction Memory
3c 01 80 00 // main:
                         lui $01, 0x8000
34 21 ff ff //
                         ori $01, 0xFFFF # LI R01, 0x8000FFFF
                         addi $02, $00, 0x10 # LI R02, 0x10
20 02 00 10 //
3c Of 10 O1 //
                          lui $15, 0x1001
                          ori $15, 0x00C0 # LI R15, 0x100100C0
35 ef 00 c0 //
00 01 08 43 // top:
                        sra $01, $01, 1 # logical shift right 1 bit
ad e1 00 00 //
                         sw $01, 0($15)
                                             # ST [R15], R01
                         addi $15, $15, 4  # increment the memory pointer 4 bytes addi $02, $02, -1  # decrement the loop counter
21 ef 00 04 //
                         addi $15, $15, 4
20 42 ff ff //
                         bne $02, $00, top # and jmp to top if not finished
14 40 ff fb //
08 10 00 0c //
                         j exit
                                             # jump around a halt instruction
00 00 00 0d //
                          break
3c 0e 5a 5a // exit:
                         lui $14, 0x5A5A
                          ori $14, 0x3C3C # LI R14, 0x5A5A3C3C
35 ce 3c 3c //
00 00 00 0d //
                          break
<u>Data Memory</u>
   // Big Endian Format
C3 C3 C3 C3 // 0x00:03
12 34 56 78 // 0x04:07
89 AB CD EF // 0x08:0B
A5 A5 A5 A5 // 0x0C:0F
5A 5A 5A 5A // 0x10:13 //0x04
24 68 AC E0 // 0x14:17
13 57 9B DF // 0x18:1B
OF OF OF OF // 0x1C:1F
F0 F0 F0 F0 // 0x20:23 //0x08
00 00 00 09 // 0x24:27
00 00 00 0A // 0x28:2B
00 00 00 0B // 0x2C:2F
00 00 00 0C // 0x30:33 //0x0C
00 00 00 0D // 0x34:37
           // 0x38:3B
FF FF FF F8
00 00 75 CC // 0x3C:3F
@1CC
AB CD EF 01 // 0x1CC:1CF
@3F8
```

```
Instruction Memory
3c 01 ff ff // main:
                        lui $01, 0xFFFF
34 21 ff ff //
                        ori $01, 0xFFFFF # LI R01, 0xFFFFFFF
                        addi $02, $00, 0x10 # LI R02, 0x10
20 02 00 10 //
3c Of 10 O1 //
                         lui $15, 0x1001
                         ori $15, 0x00C0 # LI R15, 0x100100C0
35 ef 00 c0 //
00 01 08 40 // top:
                       sll $01, $01, 1
                                          # logical shift left 1 bit
ad e1 00 00 //
                        sw $01, 0($15)
                                           # ST [R15], R01
                                           # increment the memory pointer 4 bytes
21 ef 00 04 //
                        addi $15, $15, 4
20 42 ff ff //
                        addi $02, $02, -1
                                         # decrement the loop counter
                         slt $03, $00, $02
00 02 18 2a //
                                            # r3 <--1 if r0 < r2
14 60 ff fa //
                        bne $03, $00, top # jmp if r3==1
                        j exit
08 10 00 0d //
                                           # jump around a halt instruction
00 00 00 0d //
                        break
                     lui $14, 0x5A5A
3c 0e 5a 5a // exit:
                         ori $14, 0x3C3C # LI R14, 0x5A5A3C3C
35 ce 3c 3c //
00 00 00 0d //
                         break
```

Data Memory

```
// Big Endian Format
C3 C3 C3 C3 // 0x00:03
12 34 56 78 // 0x04:07
89 AB CD EF // 0x08:0B
A5 A5 A5 A5 // 0x0C:0F
5A 5A 5A 5A // 0x10:13 //0x04
24 68 AC E0 // 0x14:17
13 57 9B DF // 0x18:1B
OF OF OF OF // 0x1C:1F
F0 F0 F0 F0 // 0x20:23 //0x08
00 00 00 09 // 0x24:27
00 00 00 0A // 0x28:2B
00 00 00 0B // 0x2C:2F
            // 0x30:33 //0x0C
00 00 00 0C
           // 0x34:37
00 00 00 0D
FF FF FF F8 // 0x38:3B
00 00 75 CC // 0x3C:3F
@1CC
AB CD EF 01 // 0x1CC:1CF
@3F8
00 00 00 00 // 0x3F8:3FB
```

```
Instruction Memory
3c 01 ff ff // main:
                        lui $01, 0xFFFF
34 21 ff ff //
                         ori $01, 0xFFFFF # LI R01, 0xFFFFFFF
                         addi $02, $00, -16
20 02 ff f0 //
                                            # LI R02, -16
3c Of 10 O1 //
                         lui $15, 0x1001
                         ori $15, 0x00C0 # LI R15, 0x100100C0
35 ef 00 c0 //
00 01 08 40 // top:
                       sll $01, $01, 1
                                           # logical shift left 1 bit
ad e1 00 00 //
                        sw $01, 0($15)
                                           # ST [R15], R01
                                           # increment the memory pointer 4 bytes
21 ef 00 04 //
                        addi $15, $15, 4
20 42 00 01 //
                        addi $02, $02, 1
                                            # increment the loop counter
28 43 00 00 //
                         slti $03, $02, 0
                                            # r3 <--1 if r2 < 0
14 60 ff fa //
                        bne $03, $00, top
                                            # jmp if r3==1
                        j exit
08 10 00 0d //
                                           # jump around a halt instruction
00 00 00 0d //
                         break
                     lui $14, 0x5A5A
3c 0e 5a 5a // exit:
35 ce 3c 3c //
                         ori $14, 0x3C3C # LI R14, 0x5A5A3C3C
00 00 00 0d //
                         break
```

Data Memory

```
// Big Endian Format
C3 C3 C3 C3 // 0x00:03
12 34 56 78 // 0x04:07
89 AB CD EF // 0x08:0B
A5 A5 A5 A5 // 0x0C:0F
5A 5A 5A 5A // 0x10:13 //0x04
24 68 AC E0 // 0x14:17
13 57 9B DF // 0x18:1B
OF OF OF OF // 0x1C:1F
F0 F0 F0 F0 // 0x20:23 //0x08
00 00 00 09 // 0x24:27
00 00 00 0A // 0x28:2B
00 00 00 0B // 0x2C:2F
            // 0x30:33 //0x0C
00 00 00 0C
           // 0x34:37
00 00 00 0D
FF FF FF F8 // 0x38:3B
00 00 75 CC // 0x3C:3F
@1CC
AB CD EF 01 // 0x1CC:1CF
@3F8
00 00 00 00 // 0x3F8:3FB
```

```
Instruction Memory
3c Of 10 O1 // lui $15, 0x1001
35 ef 00 00 // ori $15, 0x0000
                                  # LI R15, 0x10010000 dest data pointer
3c 0e 10 01 // lui $14, 0x1001
35 ce 00 c0 // ori $14, 0x00C0
                                 # LI R14, 0x100100C0 dest data pointer
20 0d 00 10 // addi $13, $00, 16
                                # LI R13, 16 loop counter
8d e1 00 04 // lw $01, 04($15)
                                 # Load
8d e2 00 08 // lw $02, 08($15)
                                 # R01
8d e3 00 0c // lw $03, 12($15)
                                        to
8d e4 00 10 // lw $04, 16($15)
                                       R12
8d e5 00 14 // lw $05, 20($15)
8d e6 00 18 // lw $06, 24($15)
8d e7 00 1c // lw $07, 28($15)
8d e8 00 20 // lw $08, 32($15)
8d e9 00 24 // lw $09, 36($15)
8d ea 00 28 // lw $10, 40($15)
8d eb 00 2c // lw $11, 44($15)
8d ec 00 30 // lw $12, 48($15)
             // mem2mem:
8d f1 00 00 // lw $17, 00($15)
                                 # do mem to
ad d1 00 00 // sw $17, 00($14)
                                 # mem transfer
21 ef 00 04 // addi $15, $15, 04
                                # bump both source
21 ce 00 04 // addi $14, $14, 04
                               # and dest pointers
21 ad ff ff // addi $13, $13, -1
                                 # dec the loop counter
15 a0 ff fa // bne $13, $00, mem2mem # and continue till done
00 00 00 0d // break
```

```
009
            // Big Endian Format
C3 C3 C3 C3 // 0x00:03
           // 0x04:07
12 34 56 78
            // 0x08:0B
89 AB CD EF
           // 0x0C:0F
A5 A5 A5 A5
5A 5A 5A 5A // 0x10:13 //word 4
24 68 AC E0 // 0x14:17
13 57 9B DF // 0x18:1B
OF OF OF OF // 0x1C:1F
F0 F0 F0 F0 // 0x20:23 //word 8
00 00 00 09 // 0x24:27
00 00 00 0A // 0x28:2B
00 00 00 0B // 0x2C:2F
00 00 00 0C // 0x30:33 //word 12
00 00 00 0D // 0x34:37
FF FF FF F8 // 0x38:3B
00 00 75 CC // 0x3C:3F
@1CC
AB CD EF 01 // 0x1CC:1CF
@3F8
00 00 00 00 // 0x3F8:3FB
```

Instruction Memory 3c Of 10 O1 // main: lui \$15, 0x1001 35 ef 00 00 // ori \$15, 0x0000 # LI R15, 0x10010000 dest data pointer 3c 0e 10 01 // lui \$14, 0x1001 35 ce 00 c0 // ori \$14, 0x00C0 # LI R14, 0x100100C0 dest data pointer addi \$13, \$00, 16 # LI R13, 16 loop counter 20 0d 00 10 // 8d e1 00 04 // lw \$01, 04(\$15) # Load lw \$02, 08(\$15) 8d e2 00 08 // # R01 lw \$03, 12(\$15) # 8d e3 00 0c // to lw \$04, 16(\$15) 8d e4 00 10 // R12 8d e5 00 14 // lw \$05, 20(\$15) 8d e6 00 18 // lw \$06, 24(\$15) 8d e7 00 1c // lw \$07, 28(\$15) 8d e8 00 20 // lw \$08, 32(\$15) 8d e9 00 24 // lw \$09, 36(\$15) 8d ea 00 28 // lw \$10, 40(\$15) lw \$11, 44(\$15) 8d eb 00 2c // lw \$12, 48(\$15) 8d ec 00 30 // jal mem2mem 0c 10 00 15 // 3c Of ff ff // lui \$15, 0xFFFF 35 ef ff ff // ori \$15, 0xFFFF # LI R15, 0xFFFFFFF "pass flag" 00 00 00 0d // break 8d f1 00 00 // mem2mem: lw \$17, 00(\$15) # do mem to # mem transfer ad d1 00 00 // sw \$17, 00(\$14) 21 ef 00 04 // addi \$15, \$15, 04 # bump both source 21 ce 00 04 // addi \$14, \$14, 04 # and dest pointers addi \$13, \$13, -1 # dec the loop counter 21 ad ff ff // bne \$13, \$00, mem2mem # and continue till done jr \$31 # return to calling code 15 a0 ff fa // 03 e0 00 08 //

safety net

break

00 00 00 0d //

```
@0
            // Big Endian Format
C3 C3 C3 C3 // 0x00:03
           // 0x04:07
12 34 56 78
            // 0x08:0B
89 AB CD EF
           // 0x0C:0F
A5 A5 A5 A5
5A 5A 5A 5A // 0x10:13 //word 4
24 68 AC E0 // 0x14:17
13 57 9B DF // 0x18:1B
OF OF OF OF // 0x1C:1F
F0 F0 F0 F0 // 0x20:23 //word 8
00 00 00 09 // 0x24:27
00 00 00 0A // 0x28:2B
00 00 00 0B // 0x2C:2F
00 00 00 0C // 0x30:33 //word 12
00 00 00 0D // 0x34:37
FF FF FF F8 // 0x38:3B
00 00 75 CC // 0x3C:3F
@1CC
AB CD EF 01 // 0x1CC:1CF
@3F8
00 00 00 00 // 0x3F8:3FB
```

```
Instruction Memory
3c Of 10 O1 // main:
                          lui $15, 0x1001
35 ef 00 00 //
                          ori $15, 0x0000
                                              # $r15 <-- 0x10010000 (src pointer)
8d e1 00 00 //
                          lw $01, 00($15)
                                              # $r01 <-- 25
8d e2 00 04 //
                          lw $02, 04($15)
                                              # $r02 <--
                                                           1000
8d e3 00 08 //
                               $03, 08($15)
                          lw
                                               # $r03 <--
                          lw $04, 12($15)
                                               # $r04 <-- -1000
8d e4 00 0c //
                          lw $05, 16($15)
                                              # $r05 <-- 25000
8d e5 00 10 //
                         lw $06, 20($15)
                                              # $r06 <-- -25000
8d e6 00 14 //
8d e7 00 18 //
                          lw $07, 24($15)
                                              # $r07 <--
00 22 00 18 //
                        mult $01, $02
                        mflo $08
bne $05, $08, fail1
mult $03, $02
00 00 40 12 //
                                               # rs=pos rt=pos rd=pos
14 a8 00 10 //
00 62 00 18 //
00 00 48 12 //
                         mflo $09
                                               # rs=neg rt=pos rd=neg
00 00 50 10 //
                         mfhi $10
14 c9 00 Of //
                         bne $06, $09, fail2L
14 ea 00 11 //
                         bne $07, $10, fail2H
00 24 00 18 //
                         mult $01, $04
mflo $11
00 00 58 12 //
                                               # rs=pos rt=neg rd=neg
                         mfhi $12
00 00 60 10 //
                         bne $06, $11, fail3L
14 cb 00 10 //
14 ec 00 12 //
                         bne $07, $12, fail3H
00 64 00 18 //
                         mult $03, $04
00 00 68 12 //
                          mflo $13
                                               # rs=neg rt=neg rd=pos
14 ad 00 12 //
                          bne $05, $13, fail4
3c 0e 00 00 // pass:
                          lui $14, 0x0000
35 ce 00 00 //
                          ori $14, 0x0000
                                               # $r14 <-- 0x00000000 (Pass flag)
00 00 00 0d //
                          break
                         lui $14, 0xFFFF
3c 0e ff ff // fail1:
35 ce ff ff //
                          ori $14, 0xFFFF
                                               # $r14 <-- 0xFFFFFFF (Fail flag 1)
00 00 00 0d //
                          break
3c 0e ff ff // fail2L:
                          lui $14, 0xFFFF
35 ce ff fe //
                          ori $14, 0xFFFE
                                             # $r14 <-- 0xFFFFFFFE (Fail flag 2L)
00 00 00 0d //
                          break
3c 0e ff ff // fail2H:
                          lui $14, 0xFFFF
35 ce ff fd //
                          ori $14, 0xFFFD
                                              # $r14 <-- 0xFFFFFFFD (Fail flag 2H)
00 00 00 0d //
                          break
3c 0e ff ff // fail3L:
                          lui $14, 0xFFFF
                          ori $14, 0xFFFC
35 ce ff fc //
                                               # $r14 <-- 0xFFFFFFFC (Fail flag 3L)
00 00 00 0d //
                          break
3c 0e ff ff // fail3H:
                         lui $14, OxFFFF
35 ce ff fb //
                          ori $14, 0xFFFB
                                               # $r14 <-- 0xFFFFFFFB (Fail flag 3H)
00 00 00 0d //
                          break
3c 0e ff ff // fail4:
                          lui $14, OxFFFF
35 ce ff fa //
                          ori $14, 0xFFFA # $r14 <-- 0xFFFFFFFA (Fail flag 4)
00 00 00 0d //
                          break
```

Data Memory

```
@0
            // Big Endian Format
00\ 00\ 00\ 19 // 0x00:03 //word 00 =
           // 0x04:07 //word 01 = 1000
00 00 03 E8
           // 0x08:0B //word 02 = -25
FF FF FF E7
FF FF FC 18 // 0x0C:0F //word 03 = -1000
00 00 61 A8 // 0x10:13 // word 04 = 25000
FF FF 9E 58 // 0x14:17 //word 05 = -25000
FF FF FF FF // 0x18:1B //word 06 = -1
00 00 00 07 // 0x1C:1F
00 00 00 08 // 0x20:23
           // 0x24:27
00 00 00 09
           // 0x28:2B
00 00 00 0A
00 00 00 0B // 0x2C:2F
00 00 00 0C // 0x30:33
00 00 00 0D // 0x34:37
00 00 00 0E // 0x38:3B
00 00 00 0F // 0x3C:3F
@1CC
AB CD EF 01 // 0x1CC:1CF
@3F8
00 00 00 00 // 0x3F8:3FB
```

```
Instruction Memory
```

```
@ O
                         lui $15, 0x1001
3c Of 10 O1 // main:
35 ef 00 c0 //
                            ori $15, 0x00C0  # $r15 <-- 0x100100C0 (dest pointer)
20 01 ff 8a //
20 02 00 8a //
0c 10 00 22 //
                          addi $01, $00, -118  # $r01 <-- 0xFFFFFF8A
addi $02 $00, 138  # $r02 <-- 0x0000008A
jal slt_tests
3c 0d 77 88 //
                           lui $13, 0x7788
                        ori $13, 0x7788
lui $12, 0x8877
ori $12, 0x8877
lui $11, 0xFFFF
35 ad 77 88 //
                                                 # $r13 <-- 0x77887788 (pattern1)
3c 0c 88 77 //
35 8c 88 77 //
                                                 # $r12 <-- 0x88778877 (pattern2)
3c 0b ff ff //
35 6b ff ff //
                            ori $11, 0xFFFF
                                                 # $r11 <-- 0xFFFFFFFF (pattern3)
                        xor $10, $13, $12  # $r10 <-- 0xfffffffff
beq $10, $11, xor_pass</pre>
01 ac 50 26 //
11 4b 00 02 //
                           addi $14, $00, -5  # fail flag5 r14 <-- 0xFFFF_FFFB
20 Oe ff fb //
00 00 00 0d //
                             break
01 ac 48 24 // xor_pass: and $09, $13, $12 # $r09 <-- 0x00000000
11 20 00 02 // beq $09, $00, and_pass
20 0e ff fa //
                           addi $14, $00, -6  # fail flag6 r14 <-- 0xFFFF FFFA
00 00 00 0d //
                            break
01 e2 48 25 // and_pass: or $09, $15, $02 # $r09 <-- 0x100100CA
3c 08 10 01 // lui $08, 0x1001
35 08 00 ca // ori $08, 0x00CA #
11 09 00 02 // beq $08, $09, or_pass
                                                 # $r08 <-- 0x100100CA
20 0e ff f9 //
                            addi $14, $00, -7  # fail flag7 r14 <-- 0xFFFF_FFF9
00 00 00 0d //
                            break
01 e2 48 27 // or_pass: nor $09, $15, $02
                                                 # $r09 <-- 0xEFFEFF35
3c 08 ef fe // lui $08, 0xEFFE
35 08 ff 35 // ori $08, 0xFF35 # $r08 <-- 0xEFFEFF35
11 09 00 02 // beq $08, $09, nor_pass
20 Oe ff f8 //
                            addi $14, $00, -8 # fail flag8 r14 <-- 0xFFFF FFF8
00 00 00 0d //
                            break
ad e8 00 10 // nor pass: sw $08, 0x10($15) # M[D0] <-- 0xEFFEFF35
00 00 70 20 // add $14, $00, $00  # clear r14 indicating "passed all"
00 00 00 0d //
                           break
                                        # should stop here, having
             //
                                                   # completed all the tests
00 22 18 2a // slt tests: slt $03, $01, $02  # for signed# r01 < r02
14 60 00 02 // bne $03, $00, slt1 # thus, we should branch
                           addi $14, $00, -1  # fail flag1 r14 <-- FFFF FFFF
20 0e ff ff //
00 00 00 0d //
                           break
20 04 00 c0 // slt1: addi $04, $00, 0xC0 # pass flag1 M[C0] <-- C0
ad e4 00 00 //
                            sw $04, 0x00($15)
                 sltu $03, $02, $01  # for unsigned# r02 < r01 bne $03, $00, slt2  # thus, we should branch
00 41 18 2b //
14 60 00 02 //
20 Oe ff fe //
                            addi $14, $00, -2  # fail flag2 r14 <-- FFFF FFFE
00 00 00 0d //
                           break
                          addi $05, $00, 0xC4  # pass flag1 M[C4] <-- C4
20 05 00 c4 // slt2:
ad e5 00 04 //
                            sw $05, 0x04($15)
```

```
slt $03, $02, $01  # for signed# r02 !< r01 beq $03, $00, slt3  # thus, we should branch
00 41 18 2a //
10 60 00 02 //
20 0e ff fd //
                           addi $14, $00, -3
                                                # fail flag3 r14 <-- FFFF FFFD
00 00 00 0d //
                           break
20 06 00 c8 // slt3:
                          addi $06, $00, 0xC8  # pass flag3 M[C8] <-- C8
ad e6 00 08 //
                          sw $06, 0x08($15)
00 22 18 2b //
                          sltu $03, $01, $02  # for unsigned# r01 !< r02
10 60 00 02 //
                          beq $03, $00, slt4 # thus, we should branch
20 0e ff fc //
                           addi $14, $00, -4
                                               # fail flag4 r14 <-- FFFF FFFC
00 00 00 0d //
                           break
                          addi $07, $00, 0xCC
20 07 00 cc // slt4:
                                               # pass flag4 M[CC] <-- CC
ad e7 00 0c //
                          sw $07, 0x0C($15)
03 e0 00 08 //
                           jr $31
                                                # return from subroutine
Data Memory
@0  // Big Endian Format
00 04 09 11 // 0x00:03 // word 00 = 264465
00 00 03 E8 // 0x04:07 // word 01 = 1000
FF FB F6 EF // 0x08:0B //word 02 = -264465
FF FF FC 18 // \text{ 0x0C:0F} // \text{word 03} = -1000
00 00 01 08 // 0x10:13 //word 04 = 264 Quot1,4 w00 div w01, w02 div w03
00 00 01 D1 // 0x14:17 //word 05 =
                                       465 Rem 1,3 w00 mod w01, w00 mod w03
FF FF FE F8 // 0x18:1B //word 06 =
                                        -264 Quot2,3 w02 div w01, w00 div w03
FF FF FE 2F // 0x1C:1F //word 07 =
                                         -465 Rem 2,4 w02 mod w01, w02 mod w03
00\ 00\ 00\ 08 // 0x20:23 //word 08 =
00 00 00 09 // 0x24:27 //word 09 =
           // 0x28:2B //word 10 =
00 00 00 0A
00 00 00 0B // 0x2C:2F //word 11 =
00 00 00 0C // 0x30:33 //word 12 =
00 00 00 0D // 0x34:37 //word 13 =
00 00 00 0E // 0x38:3B //word 14 =
00 00 00 0F // 0x3C:3F //word 15 =
@1CC
AB CD EF 01 // 0x1CC:1CF
@3F8
00 00 00 00 // 0x3F8:3FB
```

```
Instruction Memory
3c Of 10 O1 // main:
                        lui $15, 0x1001
                                           # $r15 <-- 0x10010000 (source pointer)
35 ef 00 00 //
                         ori $15, 0x0000
8d e1 00 00 //
                        lw $01, 00($15) # $r01 <-- 264465
8d e2 00 04 //
                        lw $02, 04($15) # $r02 <--
                                                       1000
8d e3 00 08 //
                        lw $03, 08($15) # $r03 <-- -264465
8d e4 00 0c //
                        lw $04, 12($15) # $r04 <-- -1000
8d e5 00 10 //
                        lw $05, 16($15) # $r05 <--
                                                        264 Quot1,4 w01 div w02,
w03 div w04
               lw $06, 20($15) # $r06 <-- 465 Rem 1,3 w01 rem w02,
8d e6 00 14 //
w01 rem w04
               lw $07, 24($15) # $r07 <-- -264 Quot2,3 w03 div w02,
8d e7 00 18 //
w01 div w04
                   lw $08, 28($15) # $r08 <-- -465 Rem 2,4 w03 re0 w02,
8d e8 00 1c //
w03 rem w04
00 22 00 1a //
                         div $01, $02
00 00 48 12 //
                         mflo $09
                                            # rs=pos / rt=pos, rem=pos quot=pos
                        mfhi $10
00 00 50 10 //
15 25 00 16 //
                        bne $09, $05, fail1Q
                        bne $10, $06, fail1R
15 46 00 18 //
                       div $03, $02
mflo $09
00 62 00 1a //
00 00 48 12 //
                                           # rs=neg / rt=pos, rem=neg quot=neg
00 00 50 10 //
                         mfhi $10
15 48 00 19 //
                        bne $09, $07, fail2Q
                        bne $10, $08, fail2R
00 24 00 1a //
                       div $01, $04
00 00 48 12 //
                        mflo $09
                                            # rs=pos / rt=neg, rem=pos quot=neg
00 00 50 10 //
                        mfhi $10
                        bne $09, $07, fail3Q
15 27 00 18 //
15 46 00 1a //
                         bne $10, $06, fail3R
                       div $03, $04
mflo $09
00 64 00 1a //
00 00 48 12 //
                                            # rs=neg / rt=neg, rem=neg quot=pos
00 00 50 10 //
                        mfhi $10
15 25 00 19 //
                        bne $09, $05, fail4Q
                         bne $10, $08, fail4R
15 48 00 1b //
3c 0b 00 00 // pass: lui $11, 0x0000
35 6b 00 00 //
                        ori $11, 0x0000
                                           # $r11 <-- 0x00000000 (Pass flag)
00 0b 60 20 //
                        add $12, $00, $11 # $r12 <-- Pass
00 0b 68 20 //
                        add $13, $00, $11 # $r13 <-- Pass
00 0b 70 20 //
                        add $14, $00, $11 # $r14 <-- Pass
00 00 00 0d //
                         break
3c 0e ff ff // fail1Q: lui $14, 0xFFFF
35 ce ff ff //
                         ori $14, 0xFFFF
                                            # $r14 <-- 0xFFFFFFFF (Fail flag 1 Quot)
00 00 00 0d //
                         break
3c 0e ff ff // fail1R:
                        lui $14, 0xFFFF
35 ce ff fe //
                         ori $14, 0xFFFE # $r14 <-- 0xFFFFFFFE (Fail flag 1 Rem)
00 00 00 0d //
                         break
```

```
3c 0e ff ff // fail2Q: lui $14, 0xFFFF
35 ce ff fd //
                         ori $14, 0xFFFD # $r14 <-- 0xFFFFFFFD (Fail flag 2 Quot)
00 00 00 0d //
                         break
3c 0e ff ff // fail2R:
                      lui $14, 0xFFFF
                         ori $14, 0xFFFC # $r14 <-- 0xFFFFFFFC (Fail flag 2 Rem)
35 ce ff fc //
00 00 00 0d //
                         break
3c 0e ff ff // fail3Q:
                        lui $14, 0xFFFF
35 ce ff fb //
                        ori $14, 0xFFFB
                                            # $r14 <-- 0xFFFFFFFB (Fail flag 3 Quot)
00 00 00 0d //
                         break
3c 0e ff ff // fail3R:
                        lui $14, 0xFFFF
                         ori $14, 0xFFFA
35 ce ff fa //
                                             # $r14 <-- 0xFFFFFFFA (Fail flag 3 Rem)
00 00 00 0d //
                         break
3c 0e ff ff // fail4Q:
                        lui $14, 0xFFFF
35 ce ff f9 //
                         ori $14, 0xFFF9
                                            # $r14 <-- 0xFFFFFFF9 (Fail flag 4 Quot)
00 00 00 0d //
                         break
3c 0e ff ff // fail4R:
                        lui $14, 0xFFFF
                         ori $14, 0xFFF8 # $r14 <-- 0xFFFFFFF8 (Fail flag 4 Rem)
35 ce ff f8 //
00 00 00 0d //
                         break
Data memory
           // Big Endian Format
00 04 09 11 // 0x00:03 // word 00 = 264465
00 00 03 E8 // 0x04:07 //word 01 = 1000
FF FB F6 EF // 0x08:0B //word 02 = -264465
FF FF FC 18 // 0x0C:0F //word 03 = -1000
00 00 01 08 // 0x10:13 //word 04 =
                                   264 Quot1,4 w00 div w01, w02 div w03
                                     465 Rem 1,3 w00 mod w01, w00 mod w03
00 00 01 D1 // 0x14:17 //word 05 =
FF FF FE F8 // 0x18:1B //word 06 =
                                     -264 Quot2,3 w02 div w01, w00 div w03
FF FF FE 2F // 0x1C:1F //word 07 =
                                     -465 Rem 2,4 w02 mod w01, w02 mod w03
00\ 00\ 00\ 08 // 0x20:23 //word 08 =
00 00 00 09 // 0x24:27 //word 09 =
00 00 00 0A // 0x28:2B //word 10 =
00 00 00 0B // 0x2C:2F //word 11 =
00 00 00 0C // 0x30:33 //word 12 =
00 00 00 0D // 0x34:37 //word 13 =
00 00 00 0E // 0x38:3B //word 14 =
00 00 00 0F // 0x3C:3F //word 15 =
a1cc
          // 0x1CC:1CF
AB CD EF 01
@3F8
00 00 00 00 // 0x3F8:3FB
```

```
Instruction Memory
3c Of 10 O1 // main:
                                    lui $15, 0x1001
                                                               # $r15 <-- 0x100100C0 (dest pointer)
# $r01 <-- 0xFFFFFF8A
# $r02 <-- 0x0000008A</pre>
35 ef 00 c0 //
                                    ori $15, 0x00C0
                                   addi $01, $00, -118
addi $02 $00, 138
20 01 ff 8a //
20 02 00 8a //
0c 10 00 1a //
                                     jal sltiu tests
3c 0d ff ff //
                                    lui $13, 0xFFFF
                              ori $13, 0x5655
lui $12, 0x5655
lui $12, 0x5655
lui $12, 0x5655
lui $11, 0x5655
lui $11, 0x5655
lui $10, 0x0000
35 ad 55 55 //
3c 0c ff ff //
35 8c fa f5 //
3c 0b ff ff //
35 6b ff ff //
35 ad 55 55 //
                                                               # $r13 <-- 0xFFFF5555 (pattern1)
                                                               # $r12 <-- 0xFFFFFAF5 (pattern2)
                                                               # $r11 <-- 0xFFFFFFF (pattern3)</pre>
3c 0a 00 00 //
35 4a f0 f0 //
                                                               # $r10 <-- 0x0000F0F0 (pattern4)
                                    ori $10, 0xF0F0
                                xori $09, $13, 0xAAAA # $r09 <-- 0xFFFFFFFF
sub $08, $09, $11 # $r00 <-- 0
beq $08, $00, xor_p1 # should branch
addi $14, $00, -7 # fail flag7 r14 <-- FFFF_FFF9</pre>
39 a9 aa aa //
01 2b 40 22 //
11 00 00 02 //
20 Oe ff f9 //
                                   break
00 00 00 0d //
00 00 00 0d //
                                   break
ad e1 00 18 // xor_p2: sw $01, 0x18($15) # M[D8] <-- FFFFFF8A
00 00 00 0d //
                                    break
                                                                 # should stop here, having
00 00 00 0d //
                                                                 # completed all the tests
                                     break
                  // sltiu tests:
                       - sltiu $03, $01, -117 # for unsigned# r01 < se(0xFF8B)
2c 23 ff 8b //
                                   bne $03, $00, slt1_p1 # thus, we should branch
14 60 00 02 //
                                 addi $14, $00, -1 # fail flag1 r14 <-- FFFF_FFFF
break
20 0e ff ff //
00 00 00 0d //
                                                              # pass flag1 M[C0] <-- C0</pre>
20 04 00 c0 // slt1_p1: addi $04, $00, 0xC0
ad e4 00 00 //
                                              $04, 0x00($15)
2c 23 ff 89 // sltiu $03, $01, -119 # for unsigned# r01 !< se(0xFF89)
10 60 00 02 // beq $03, $00, slt_p2 # thus, we should branch
20 0e ff fe // addi $14, $00, -2 # fail flag2 r14 <-- FFFF_FFFE
00 00 00 0d // break
20 05 00 c4 // slt_p2: addi $05, $00, 0xC4 # pass flag2 M[C4] <-- C4
ad e5 00 04 // sw $05 0x04/($15)
ad e5 00 04 //
                                     SW
                                              $05, 0x04($15)
                                 sltiu $03, $01, -118 # for unsigned# r01 !< se(0xFF8A) beq $03, $00, slt_p3 # thus, we should branch addi $14, $00, -3 # fail flag3 r14 <-- FFFF_FFFD
2c 23 ff 8a //
10 60 00 02 //
20 0e ff fd //
20 06 11 14 /,
00 00 00 00 // break
20 06 00 c8 // slt_p3: addi $06, $00, 0xC8 # pass flag3 M[C8] <-- C8
                              sltiu $03, $02, 0x008B # for unsigned# r02 < se(0x008B) bne $03, $00, slt1_p4 # thus, we should branch addi $14, $00, -4 # fail 50
ad e6 00 08 //
2c 43 00 8b //
14 60 00 02 //
20 0e ff fc //
00 00 00 0d //
                                    break
20 07 00 cc // slt1_p4: addi $07, $00, 0xCC  # pass flag4 M[CC] <-- CC ad e7 00 0c // sw $07, 0x0C($15)
2c 43 00 89 //
                                     sltiu $03, $02, 0x0089 # for unsigned# r02 !< se(0x0089)
10 60 00 02 //
                                     beq $03, $00, slt p5 # thus, we should branch
```

```
ad e8 00 10 //
                            $08 0x10($15)
                       SW
2c 43 00 8a //
                       sltiu $03, $02, 0x008A # for unsigned# r02 !< se(0x008A)
                      beq $03, $00, slt_p6 # thus, we should branch
10 60 00 02 //
                      addi $14, $00, -6  # fail flag6 r14 <-- FFFF_FFFA
20 0e ff fa //
00 00 00 0d //
                      break
                     addi $06, $00, 0xD4 # pass flag6 M[D4] <-- D4
20 06 00 d4 // slt_p6:
ad e6 00 14 //
20 0e 00 00 //
                       sw $06, 0x14($15)
addi $14, $00, 0
                                         # set $r14 to 0000 0000
03 e0 00 08 //
                       jr $31
                                          # return from subroutine
```

Data memory

```
// Big Endian Format
00 04 09 11 // 0x00:03
00 00 03 E8 // 0x04:07
           // 0x08:0B
FF FB F6 EF
FF FF FC 18 // 0x0C:0F
00 00 01 08 // 0x10:13
00 00 01 D1 // 0x14:17
FF FF FE F8 // 0x18:1B
FF FF FE 2F // 0x1C:1F
00 00 00 08 // 0x20:23
            // 0x24:27
00 00 00 09
           // 0x28:2B
00 00 00 0A
00 00 00 0B // 0x2C:2F
00 00 00 0C // 0x30:33
00 00 00 0D // 0x34:37
00 00 00 0E // 0x38:3B
00 00 00 0F // 0x3C:3F
@1CC
AB CD EF 01 // 0x1CC:1CF
@3F8
00 00 00 00 // 0x3F8:3FB
```

Instruction Memory

```
3c Of 10 O1 // main:
                            lui $15, 0x1001
35 ef 00 c0 //
                             ori $15, 0x00C0
                                                  # $r15 <-- 0x100100C0 (dest pointer)
                             addi $01, $00, -118  # $r01 <-- 0xFFFFFF8A
20 01 ff 8a //
                           addi $02 $00, 138 # $r02 <-- 0x0000008A
20 02 00 8a //
                            jal blt tests
0c 10 00 08 //
                           sw $01, 0x18($15) # M[D8] <-- 0xFFFFFF8A
ad e1 00 18 //
                            sw $02, 0x1C($15) # M[DC] <-- 0x0000008A
ad e2 00 1c //
00 00 00 0d //
                             break
18 20 00 02 // blt_tests: blez $01, blez_p1  # this should branch 20 0e ff ff // addi $14, $00, -1 # fail flag1 r14 <-- FFFF_FFFF
20 0e ff ff //
00 00 00 0d //
                             break
20 03 00 c0 // blez_p1: addi $03, $00, 0xC0
                                                   # pass flag1 M[C0] <-- C0
ad e3 00 00 // sw $03, 0x00($15)
                           blez $02, blez_f2  # this should not branch addi $04, $00, 0xC4  # pass flag2 M[C4] <-- C4 sw $04, 0x04($15)
18 40 00 03 //
20 04 00 c4 //
ad e4 00 04 //
08 10 00 13 //
                             i
                                  blez p2
20 0e ff fe // blez_f2: addi $14, $00, -2
                                                  # fail flag2 r14 <-- FFFF FFFE
00 00 00 0d //
                          break
18 00 00 02 // blez_p2: blez $0, blez_p3  # this should branch
20 0e ff fd // addi $14, $00, -3  # fail flag3 r14 <-- FFFF_FFFD
00 00 00 0d // break
20 05 00 c8 // blez_p3: addi $05, $00, 0xC8
                                                  # pass flag3 M[C8] <-- C8
ad e5 00 08 //
                            sw $05, 0x08($15)
1c 40 00 02 //
                           bgtz $02, bgtz_p1  # this should pass
addi $14, $00, -4  # fail flag3 r14 <-
break</pre>
20 0e ff fc //
                                                    # fail flag3 r14 <-- FFFF FFFC
00 00 00 0d //
20 06 00 cc // bgtz_p1: addi $06, $00, 0xCC
                                                    # pass flag4 M[C0] <-- CC</pre>
ad e6 00 0c // sw $06, 0x0C($15)
1c 20 00 03 //
                            bgtz $01, bgtz f2
                                                    # this should not branch
                           addi $07, $00, 0xD0  # pass flag5 M[D0] <-- D0
20 07 00 d0 //
                         sw $07, 0x10($15)
ad e7 00 10 //
08 10 00 23 // j bgtz_p2
20 0e ff fb // bgtz_f2: addi $14, $00, -5
                                                  # fail flag5 r14 <-- FFFF FFFB
00 00 00 0d //
                           break
1c 20 00 03 // bgtz_p2: bgtz $01, bgtz_f3
                                                  # this should not branch
                         addi $08, $00, 0xD4  # pass flag6 M[D0] <-- D4 sw $08, 0x14($15)
20 08 00 d4 //
ad e8 00 14 //
08 10 00 29 //
                                    bgtz p3
20 0e ff fa // bgtz_f3: addi $14, $00, -6
                                                  # fail flag6 r14 <-- FFFF FFFA
00 00 00 0d //
                            break
20 0e 00 00 // bgtz p3: addi $14, $00, 0
                                                   # set $r14 to 0000 0000
                            jr $31
03 e0 00 08 //
                                                    # return from subroutine
```

```
// Big Endian Format
00 04 09 11 // 0x00:03
           // 0x04:07
00 00 03 E8
            // 0x08:0B
FF FB F6 EF
           // 0x0C:0F
FF FF FC 18
00 00 01 08 // 0x10:13
00 00 01 D1 // 0x14:17
FF FF FE F8 // 0x18:1B
FF FF FE 2F // 0x1C:1F
00 00 00 08 // 0x20:23
00 00 00 09 // 0x24:27
           // 0x28:2B
00 00 00 0A
00 00 00 0B // 0x2C:2F
00 00 00 0C // 0x30:33
00 00 00 0D // 0x34:37
00 00 00 0E // 0x38:3B
00 00 00 0F // 0x3C:3F
@1CC
AB CD EF 01 // 0x1CC:1CF
@3F8
00 00 00 00 // 0x3F8:3FB
```

```
Instruction Memory
00 00 00 1f // main:
                           setie
3c 01 12 34 //
                           lui $01, 0x1234
                           ori $01, 0x5678
34 21 56 78 //
                                               # LI R01, 0x12345678
3c 02 87 65 //
                          lui $02, 0x8765
ori $02, 0x4321
lui $03, 0xABCD
34 42 43 21 //
3c 03 ab cd //
                                                 # LI R02, 0x87654321
                         ori $03, 0xEF01
lui $04, 0x01FE
34 63 ef 01 //
                                               # LI R03, 0xABCDEF01
3c 04 01 fe //
34 84 dc ba //
                         ori $04, 0xDCBA
                                               # LI R04, 0x01FEDCBA
                          lui $05, 0x5A5A
3c 05 5a 5a //
34 a5 5a 5a //
3c 06 ff ff //
                          ori $05, 0x5A5A
lui $06, 0xFFFF
                                               # LI R05, 0x5A5A5A5A
                           ori $06, OxFFFF
34 c6 ff ff //
                                               # LI RO6, OXFFFFFFF
                          lui $07, 0xFFFF
3c 07 ff ff //
34 e7 ff 00 //
                           ori $07, 0xFF00
                                               # LI RO7, 0xFFFFFF00
                         add $08, $06, $07
00 c7 40 20 //
00 c8 48 20 //
                          add $09, $06, $08
add $10, $06, $09
00 c9 50 20 //
                          add $11, $06, $10
00 ca 58 20 //
                         add $12, $06, $11
add $13, $06, $12
00 cb 60 20 //
00 cc 68 20 //
00 cd 70 20 //
                          add $14, $06, $13
00 ce 78 20 //
                          add $15, $06, $14
3c 07 10 01 //
                          lui $07, 0x1001
                          ori $07, 0x03F0
                                              # LI R07, 0x100103F0
# ST [R07], R15
34 e7 03 f0 //
ac ef 00 00 //
                          sw $15, 0($07)
00 00 00 0d //
                           break
0200
                     //***********
                     // In this ISR, we will implement writing
                     // some patterns to the IO space, and then
                     // reading them back.
                     // Note: this "ISR" expects the "return address"
                     // to have been saved in $ra (not the stack)
                     lui $16, 0x1001 #load destination IO address
ori $16, 0x00C0 # 0x100100C0 into r16
3c 10 10 01 // isr:
36 10 00 c0 //
                         lui $17, 0x8000 #initialize the pattern of ori $17, 0xFFFF # 0x8000FFFF into r17
3c 11 80 00 //
36 31 ff ff //
                           addi $18, $0, 0x10 #loop counter set to 16
20 12 00 10 //
76 11 00 00 // out_IO:
                         output $17, 0($16)
                                                 # output [R16], R17
00 11 88 83 //
                          sra $17, $17, 2 # change the pattern by shifting twice
                          addi $16, $16, 4 # increment the memory pointer 4 bytes
22 10 00 04 //
                          addi $18, $18, -1 # decrement the loop counter
22 52 ff ff //
16 40 ff fb //
                          bne $18, $00, out IO # and jmp to top if not finished
                        3c 10 10 01 //
36 10 00 c0 //
72 13 00 00 //
72 14 00 04 //
72 15 00 08 //
                                                      starting from 0xC0
72 16 00 0c //
72 17 00 10 //
72 18 00 14 //
03 e0 00 08 //
                                                 # return from interrupt (v1, using $ra)
```

Data Memory

00

C3 C3 C3 C3 12 34 56 78 89 AB CD EF A5 A5 A5 A5 5A 5A 5A 5A 24 68 AC E0 13 57 9B DF OF OF OF OF F0 F0 F0 F0 00 00 00 09 00 00 00 0A 00 00 00 0B 00 00 00 0C 00 00 00 0D FF FF FF F8 00 00 75 CC @1CC AB CD EF 01

@3F8

00 00 00 00

@3FC

00 00 02 00

```
Instruction Memory
00 00 00 1f // main:
                         setie
3c 01 12 34 //
                        lui $01, 0x1234
34 21 56 78 //
                        ori $01, 0x5678
lui $02, 0x8765
                                              # LI R01, 0x12345678
3c 02 87 65 //
34 42 43 21 //
                        ori $02, 0x4321
                                               # LI R02, 0x87654321
3c 03 ab cd //
                        lui $03, 0xABCD
ori $03, 0xEF01
34 63 ef 01 //
                                               # LI R03, 0xABCDEF01
3c 04 01 fe //
                        lui $04, 0x01FE
34 84 dc ba //
                        ori $04, 0xDCBA
lui $05, 0x5A5A
                                              # LI R04, 0x01FEDCBA
3c 05 5a 5a //
34 a5 5a 5a //
                        ori $05, 0x5A5A
                                              # LI R05, 0x5A5A5A5A
3c 06 ff ff //
                        lui $06, OxFFFF
34 c6 ff ff //
3c 07 ff ff //
                        ori $06, 0xFFFF
lui $07, 0xFFFF
                                              # LI RO6, 0xFFFFFFF
                       ori $07, 0xFF00
34 e7 ff 00 //
                                               # LI R07, 0xFFFFFF00
                       add $08, $06, $07
00 c7 40 20 //
00 c8 48 20 //
                       add $09, $06, $08
                       add $10, $06, $09
00 c9 50 20 //
                      add $11, $06, $10
add $12, $06, $11
add $13, $06, $12
00 ca 58 20
00 cb 60 20 //
00 cc 68 20 //
00 cd 70 20 //
                        add $14, $06, $13
add $15, $06, $14
00 ce 78 20 //
                       lui $07, 0x1001
ori $07, 0x03F0
3c 07 10 01 //
                                               # LI R07, 0x100103F0
34 e7 03 f0 //
ac ef 00 00 //
                        sw $15, 0($07)
                                               # ST [R07], R15
00 00 00 0d //
                        break
@200
                        //**************
                        // In this ISR, we will implement writing
                        \ensuremath{//} some patterns to the IO space, and then
                        // reading them back.
                        // Note: this "ISR" expects the "return address"
                                to have been saved on the stack (not $ra)
                       3c 10 10 01 // isr:
                        lui $16, 0x1001
                                               #load destination IO address
                        ori $16, 0x00C0
lui $17, 0x8000
                                               # 0x100100C0 into r16
#initialize the pattern of
36 10 00 c0 //
3c 11 80 00 //
                        ori $17, 0xFFFF
addi $18, $0, 0x10
36 31 ff ff //
                                                # 0x8000FFFF into r17
20 12 00 10 //
                                               #loop counter set to 16
lui $16, 0x1001
ori $16, 0x00C0
3c 10 10 01 //
                                                #load source IO address
                                               # 0x100100C0 into r16
36 10 00 c0 //
                       input $19, 0($16)
input $20, 4($16)
input $21, 8($16)
                                               # and input from 6
72 13 00 00 //
72 14 00 04 //
                                                     the IO locations,
72 15 00 08 //
                                                    starting from 0xC0
72 16 00 0c //
                        input $22, 12($16)
                        input $23, 16($16)
input $24, 20($16)
72 17 00 10 //
72 18 00 14 //
7B A0 00 00 //
                        reti
                                                 # return from interrupt (v2, using M[sp] as saved
                                                 # Note opcode=0x1E and $rs=0x1D, i.e. $sp
```

@0

C3 C3 C3 C3 12 34 56 78 89 AB CD EF A5 A5 A5 A5 5A 5A 5A 5A 24 68 AC E0 13 57 9B DF OF OF OF OF F0 F0 F0 F0 00 00 00 09 00 00 00 0A 00 00 00 0B 00 00 00 0C 00 00 00 0D FF FF FF F8 00 00 75 CC @1CC AB CD EF 01 @3F8 00 00 00 00 @3FC 00 00 02 00

15. Memory Module 15 Vector

Instruction Memory 3c 01 f5 f6 // lui \$01, 0xf5f6 34 21 f7 f8 // ori \$01, 0xf7f8 # LI R01, 0xf5f6f7f8 3c 02 10 51 // 34 42 10 e1 // lui \$02, 0x1051 ori \$02, 0x10e1 # LI R02, 0x105110e1 //Add and Multiple b0 22 18 20 // add8 \$03, \$01, \$02 # R03 <-- 0x05_47_07_d9 b4 22 20 20 // add16 \$04, \$01, \$02 # R04 <-- 0x06_48_08_d9 b4 22 20 20 // b0 22 00 18 // 00 00 28 12 // 00 00 30 10 // b4 22 00 18 // 00 00 38 12 // 00 00 40 10 // mult8 \$01, \$02 mflo \$05 mfhi \$06 mult16 \$01, \$02 mflo \$07 mfhi \$08 # R05 <-- 0x0f70 d9f8 # R06 <-- 0x0f50 4dd6 # R06 <-- 0x105970f8 00 00 40 10 // mfhi \$08 # R07 <-- 0x0fad32d6 lui \$14, 0xe956 ori \$14, 0xe003 lui \$15, 0x4bb4 3c 0e e9 56 // 35 ce e0 03 // # LI R14, 0xe956e003 3c Of 4b b4 // 35 ef 01 1e // ori \$15, 0x011e # LI R15, 0x4bb4011e //Subtract and Divide sub8, \$19, \$14, \$15 # R19 <-- 0x9e_a2_df_e5 sub16, \$20, \$14, \$15 # R20 <-- 0x9da2_dee5 div, \$14, \$15 mflo \$21 # R21 <-- 0x00_e0_00_5a</pre> b1 cf 98 22 // b1 cf 00 la // 00 00 a8 12 // b5 cf a0 22 // 00 cf b0 10 // b5 cf 00 la // 00 00 b8 12 // # R22 <-- 0x44_43_3c_78 mfhi \$22 div16, \$14, \$15 mflo \$23 mfhi \$24 # R23 <-- 0x00fa 435a 00 00 c0 10 // # R24 <-- 0x4500 4278 00 00 00 0d // break # end

16. Memory Module 15 Vector_2


Instruction Memory

17. Memory Module 15 Vector_3


Instruction Memory

D. Annotated Memory Modules


1. Memory Module 01 Results




2. Memory Module 02 Results




3. Memory Module 03 Results



4. Memory Module 04 Results




5. Memory Module 05 Results



6. Memory Module 06 Results

BREAK INSTRUCTION FETCHED 4855.0 ns REGISTERS AFTER BREAK



7. Memory Module 07 Results

BREAK INSTRUCTION FETCHED 5005.0 ns REGISTERS AFTER BREAK Time =5011.0 ns: REG ADDR[00] = 000000000 || REG ADDR[10] = xxxxxxxx Time =5011.0 ns: REG ADDR[01] = 12345678 || REG ADDR[11] = 000075cc Value to do Time =5011.0 ns: REG_ADDR[02] = 89abcdef || REG_ADDR[12] = XXXXXXXX mem transfer Time =5011.0 ns: REG ADDR[03] = a5a5a5a5 || REG ADDR[03] Time =5011.0 ns: REG ADDR[04] = 5a5a5a5a || REG ADDR[04] Load R1-R12 from Time =5011.0 ns: REG ADDR[05] = 2468ace0 || memory Time =5011.0 ns: REG ADDR[06] = 13579bdf REG AL Time =5011.0 ns: REG ADDR[07] = 0f0f0f0f || XXXXXXX Loop Counter Time =5011.0 ns: REG_ADDR[08] = f0f0f0f0 || XXXXXXXX End Time =5011.0 ns: REG ADDR[09] = 00000009 || XXXXXXX Time =5011.0 ns: REG ADDR[0a] = 0000000a || \$ra to be used Time =5011.0 ns: REG ADDR[0b] = 0000000b | ADDR[1b] = xxxxxxxxfor JR Time =5011.0 ns: REG ADDR[0c] = 0000000c REG_ADDR[1c] = xxxxxxxx Time =5011.0 ns: REG ADDR[0d] = 00000000 || REG ADDR[1d] = 000003fc Time =5011.0 ns: REG_ADDR[0e] = 10010100 || REG_ADDR[1e] = xxxxxxxx REG ADDR[1f] = 00000048Time =5011.0 ns: REG ADDR[0f] = fffffffff MEMORY AFTER BREAK Memory Pointer Time =5011.0 ns: DM[0c0] = c3c3c3c3Time =5011.0 ns: DM[0c4] = 12345678Time =5011.0 ns: DM[0c8] = 89abcdeflui \$15, 0xFFFF Time =5011.0 ns: DM[0cc] = a5a5a5a5ori \$15, 0x0FFFF Time =5011.0 ns: DM[0d0] = 5a5a5a5aAfter a jump Time =5011.0 ns: DM[0d4] = 2468ace0register Time =5011.0 ns: DM[0d8] = 13579bdf Time =5011.0 ns: DM[0dc] = 0f0f0f0fTime =5011.0 ns: DM[0e0] = f0f0f0f0Time =5011.0 ns: DM[0e4] = 00000009Time =5011.0 ns: DM[0e8] = 00000000aData Memory from 000 Time =5011.0 ns: DM[0ec] = 0000000bTime =5011.0 ns: DM[0f0] = 00000000cthrough 03C stored in Time =5011.0 ns: DM[0f4] = 0000000dOCO through OFC, using Time =5011.0 ns: DM[0f8] = fffffff8 a loop Time =5011.0 ns: DM[0fc] = 000075cc

8. Memory Module 08 Results

BREAK INSTRUCTION FETCHED 1105.0 ns REGISTERS AFTER BREAK Time =1111.0 ns: REG ADDR[00] = 000000000 || REG ADDR[10] = xxxxxxxx Time =1111.0 ns: REG ADDR[01] = 00000019 || REG ADDR[11] Load R1-R7 from Time =1111.0 ns: REG ADDR[02] = 000003e8 ++ REG ADDR Time =1111.0 ns: REG ADDR[03] = fffffffe7 || REG ADDR[13] = xxxxx memory Time =1111.0 ns: REG ADDR[04] = fffffc18 || REG ADDR[14] = xxxxx Time =1111.0 ns: REG ADDR[05] = 000061a8 || REG ADDR[15] = xxxxxxxx Time =1111.0 ns: REG ADDR[06] = fffff9e58 || REG ADDR[16] = xxxxxxxx Time =1111.0 ns: REG ADDR[07] = fffffffff || REG ADDR[17] = xxxx R8-R13 results from Time =1111.0 ns: REG ADDR[08] = 000061a8 || REG ADDR[18] = xxxx multiple Time =1111.0 ns: REG ADDR[09] = ffff9e58 || REG ADDR: Time =1111.0 ns: REG ADDR[0a] = fffffffff TT REG ADDR[1a] = xxxxxxxx Time =1111.0 ns: REG ADDR[0b] = ffff9e58 || REG ADDR[1b] = xxxxxxxx Time =1111.0 ns: REG ADDR[0c] = fffffffff || REG ADDR[1c] = xxxxxxxx Time =1111.0 ns: REG ADDR[0d] = 000061a8 || REG ADDR[1d] = 000003fc Time =1111.0 ns: REG ADDR[0e] = 000000000 || REG ADDR[1e] = xxxxxxxx Time =1111.0 ns: REG_ADDR[0f] = 10010000 REG ADDR[1f] = xxxxxxxxMEMORY AFTER BREAK Passed Flag Time =1111.0 ns: DM[0c0] = xxxxxxxxTime =1111.0 ns: DM[0c4] = xxxxxxxxTime =1111.0 ns: DM[0c8] = xxxxxxxxTime =1111.0 ns: DM[Occ] = xxxxxxxxData Memory Time =1111.0 ns: DM[0d0] = xxxxxxxxPointer Time =1111.0 ns: DM[0d4] = xxxxxxxxTime =1111.0 ns: DM[0d8] = xxxxxxxxTime =1111.0 ns: DM[Odc] = xxxxxxxxTime =1111.0 ns: DM[0e0] = xxxxxxxxTime =1111.0 ns: DM[0e4] = xxxxxxxxTime =1111.0 ns: DM[0e8] = xxxxxxxxTime =1111.0 ns: DM[0ec] = xxxxxxxxTime =1111.0 ns: DM[0f0] = xxxxxxxxTime =1111.0 ns: DM[0f4] = xxxxxxxxTime =1111.0 ns: DM[0f8] = xxxxxxxxTime =1111.0 ns: DM[0fc] = xxxxxxxx

9. Memory Module 09 Results

BREAK INSTRUCTION FETCHED 1725.0 ns REGISTERS AFTER BREAK

```
Time =1731.0 ns: REG ADDR[00] = 000000000 || REG ADDR[10] = xxxxxxxxx
Time =1731.0 ns: REG ADDR[01] = ffffff8a || REG ADDR[11] = xxxxx
                                                                   R1-R3 and R8-R13 are
Time =1731.0 ns: REG_ADDR[02] = 0000008a || REG_ADDR
                                                                   used to compare and
Time =1731.0 ns: REG ADDR[03] = 000000000 | REG ADDR[13] = xxxxx
Time =1731.0 ns: REG ADDR[04] = 000000c0 || REG ADDR[14] = xxxxx
                                                                   set flags of R4-R7
Time =1731.0 ns: REG ADDR[05] = 000000c4 || REG ADDR[15] = xxxxx
Time =1731.0 ns: REG ADDR[06] = 0000000c8 || REG ADDR[16] = xxxxxxxx
Time =1731.0 ns: REG ADDR[07] = 000000cc || REG ADDR[17] = xxxxxxxx
Time =1731.0 ns: REG ADDR[08] = effeff35 || REG ADDR[18] = xxxxxxxx
Time =1731.0 ns: REG ADDR[09] = effeff35 || REG ADDR[19] = xxxxxxxx
Time =1731.0 ns: REG ADDR[0a] = fffffffff || REG ADDR[1a] = xxxxxxxx
Time =1731.0 ns: REG ADDR[0b] = fffffffff || REG ADDR[1b] = xxxxxxxx
Time =1731.0 ns: REG ADDR[0c] = 88778877 || REG ADDR[1c] = xxxxxxxx
Time =1731.0 ns: REG ADDR[0d] = 77887788 || REG ADDR[1d] = 000003fc
Time =1731.0 ns: REG_ADDR[0e] = 000000000 -
                                             REG ADDR[le] = xxxxxxxx
Time =1731.0 ns: REG ADDR[0f] = 100100c0 ||
                                             ADDR[1f] = 00000014
MEMORY AFTER BREAK
                                                 Final Passed Flag
Time =1731.0 ns: DM[0c0] = 000000c0
Time =1731.0 ns: DM[0c4] = 000000c4
Time =1731.0 ns: DM[0c8] = 000000c8
Time =1731.0 ns: DM[0cc] = 000000cc
                                                  Data Memory
Time =1731.0 ns: DM[0d0] = effeff35
Time =1731.0 ns: DM[0d4] = xxxxxxxx
                                                  Pointer
Time =1731.0 ns: DM[0d8] = xxxxxxxx
Time =1731.0 ns: DM[Odc] = xxxxxxxx
Time =1731.0 ns: DM[0e0] = xxxxxxxx
Time =1731.0 ns: DM[0e4] = xxxxxxxx
Time =1731.0 ns: DM[0e8] = xxxxxxxx
Time =1731.0 ns: DM[0ec] = xxxxxxxx
                                                  Passed Flags from
Time =1731.0 ns: DM[0f0] = xxxxxxxx
                                                  slt tests
Time =1731.0 ns: DM[0f4] = xxxxxxxx
Time =1731.0 ns: DM[0f8] = xxxxxxxx
Time =1731.0 ns: DM[0fc] = xxxxxxxx
```


10. Memory Module 10 Results

BREAK INSTRUCTION FETCHED 1415.0 ns REGISTERS AFTER BREAK

```
Time =1421.0 ns: REG ADDR[00] = 000000000 || REG ADDR[10] = xxxxxxxxx
Time =1421.0 ns: REG ADDR[01] = 00040911 || REG ADDR[11] = xxxxx
Time =1421.0 ns: REG_ADDR[02] = 000003e8 || REG_ADDR
                                                                   Load R1-R8 from Data
Time =1421.0 ns: REG ADDR[03] = fffbf6ef | REG ADDR[13] = xxxxx
                                                                   Memory
Time =1421.0 ns: REG ADDR[04] = fffffc18 || REG ADDR[14] = xxxxx
Time =1421.0 ns: REG ADDR[05] = 00000108 || REG ADDR[15] = xxxxx
Time =1421.0 ns: REG ADDR[06] = 000001d1 || REG ADDR[16] = xxxxx
Time =1421.0 ns: REG ADDR[07] = fffffef8 || REG ADDR[17] = xxxxx
Time =1421.0 ns: REG ADDR[08] = ffffffe2f || REG ADDR[18] = xxxxx
                                                                   R9 & R10, results from
Time =1421.0 ns: REG ADDR[09] = 00000108 || REG ADDR[19] = vvvv
                                                                   R3 and R4 Division
Time =1421.0 ns: REG ADDR[0a] = ffffffe2f | REG ADDR[1a]
Time =1421.0 ns: REG ADDR[0b] = 000000000 || REG ADDR[1b] = xxxxx
Time =1421.0 ns: REG ADDR[0c] = 000000000 || REG ADDR[1c] = xxxxxxxx
Time =1421.0 ns: REG ADDR[0d] = 00000000 || REG ADDR[1d] = 000003fc
Time =1421.0 ns: REG ADDR[0e] = 000000000
                                             REG ADDR[1e] = xxxxxxxx
Time =1421.0 ns: REG ADDR[0f] = 10010000 |
                                                   R11-R14
MEMORY AFTER BREAK
                                                   Passed Flags
Time =1421.0 ns: DM[0c0] = xxxxxxxx
Time =1421.0 ns: DM[0c4] = xxxxxxxx
Time =1421.0 ns: DM[0c8] = xxxxxxxx
Time =1421.0 ns: DM[Occ] = xxxxxxxx
                                                Data Memory
Time =1421.0 ns: DM[0d0] = xxxxxxxx
                                                Pointer
Time =1421.0 ns: DM[0d4] = xxxxxxxx
Time =1421.0 ns: DM[0d8] = xxxxxxxx
Time =1421.0 ns: DM[Odc] = xxxxxxxx
Time =1421.0 ns: DM[0e0] = xxxxxxxx
Time =1421.0 ns: DM[0e4] = xxxxxxxx
Time =1421.0 ns: DM[0e8] = xxxxxxxx
Time =1421.0 ns: DM[0ec] = xxxxxxxx
Time =1421.0 ns: DM[0f0] = xxxxxxxx
Time =1421.0 ns: DM[0f4] = xxxxxxxx
Time =1421.0 ns: DM[0f8] = xxxxxxxx
Time =1421.0 ns: DM[0fc] = xxxxxxxx
```


11. Memory Module 11 Results

BREAK INSTRUCTION FETCHED 1885.0 ns REGISTERS AFTER BREAK




12. Memory Module 12 Results


BREAK INSTRUCTION FETCHED 1215.0 ns REGISTERS AFTER BREAK




13. Memory Module 13 Results




14. Memory Module 14 Results



15. Memory Module 15 Vector Results




16. Memory Module 15 Vector_2 Results





16. Memory Module 15 Vector_3 Results


```
R1 & R2 are loaded
BREAK INSTRUCTION FETCHED
                                                                       and8 $03, $01, $02
                             and used for logical
REGISTERS AFTER BREAK
                                                                       and16 $04, $01, $02
                             instructions
                                                                       or8 $05, $01, $02
Time = 541.0 ns: REG ADDR[00] = 00000000 || REG_ADDR[10] = xxxxxxx
                                                                       or16 $06, $01, $02
Time = 541.0 ns: REG ADDR[01] = afafafaf || REG ADDR[11] = xxxxxxx
                                                                       xor8 $07, $01, $02
Time = 541.0 ns: REG ADDR[02] = a55a800f || REG ADDR[12] = xxxxxx
                                                                       xor16 $08, $01, $02
Time = 541.0 ns: REG ADDR[03] = a50a800f || REG ADDR[13] = xxxxxxx
                                                                       nor8 $09, $01, $02
Time = 541.0 ns: REG ADDR[04] = a50a800f || REG ADDR[14] = xxxxxxx
Time = 541.0 ns: REG_ADDR[05] = afffafaf || REG_ADDR[15] = xxxxxxx
                                                                       nor16 $10, $01, $02
Time = 541.0 ns: REG ADDR[06] = afffafaf || REG ADDR[16] = xxxxxxx
Time = 541.0 ns: REG ADDR[07] = 0af52fa0 || REG ADDR[17] = xxxxxxx
                                                                       R3 & R4 are results
Time = 541.0 ns: REG ADDR[08] = 0af52fa0 || REG ADDR[18] = xxxxxxx
                                                                       of AND8 & AND16
Time = 541.0 ns: REG ADDR[09] = 50005050 || REG ADDR[19] = xxxxxxx
Time = 541.0 ns: REG ADDR[0a] = 50005050 || REG ADDR[1a] = xxxxxxx
                                                                       R5 & R6 are results
Time = 541.0 ns: REG ADDR[0b] = xxxxxxxxx || REG ADDR[1b] = xxxxxxx
                                                                       of OR8 & OR16
Time = 541.0 ns: REG ADDR[Oc] = xxxxxxxx || REG ADDR[1c] = xxxxxxx
Time = 541.0 ns: REG ADDR[0d] = xxxxxxxxx || REG ADDR[1d] = 0000031
                                                                       R7 & R8 are results
Time = 541.0 ns: REG ADDR[0e] = xxxxxxxx || REG ADDR[1e] = xxxxxxx
                                                                       of XOR8 & XOR16
Time = 541.0 ns: REG ADDR[0f] = xxxxxxxxx || REG ADDR[1f] = xxxxxxx
                                                                       R9 & R10 are results
MEMORY AFTER BREAK
                                                                       of NOR8 & NOR16
Time = 541.0 ns: DM[0c0] = xxxxxxxx | | IOM[0c0] = xxxxxxxx
Time = 541.0 ns: DM[0c4] = xxxxxxxx | | IOM[0c4] = xxxxxxxx
Time = 541.0 ns: DM[0c8] = xxxxxxxx | | IOM[0c8] = xxxxxxxx
Time = 541.0 ns: DM[Occ] = xxxxxxxxx || IOM[Occ] = xxxxxxxxx
Time = 541.0 ns: DM[0d0] = xxxxxxxxx | | IOM[0d0] = xxxxxxxx
Time = 541.0 ns: DM[0d4] = xxxxxxxx | | IOM[0d4] = xxxxxxxx
Time = 541.0 ns: DM[0d8] = xxxxxxxx | | IOM[0d8] = xxxxxxxx
Time = 541.0 ns: DM[Odc] = xxxxxxxxx | | IOM[Odc] = xxxxxxxx
Time = 541.0 ns: DM[0e0] = xxxxxxxxx || IOM[0e0] = xxxxxxxx
Time = 541.0 ns: DM[0e4] = xxxxxxxx || IOM[0e4] = xxxxxxxx
Time = 541.0 ns: DM[0e8] = xxxxxxxxx | | IOM[0e8] = xxxxxxxx
Time = 541.0 ns: DM[0ec] = xxxxxxxxx || IOM[0ec] = xxxxxxxxx
Time = 541.0 ns: DM[0f0] = xxxxxxxxx | | IOM[0f0] = xxxxxxxx
                                                                           Vector bitwise
Time = 541.0 ns: DM[0f4] = xxxxxxxx | | IOM[0f4] = xxxxxxxx
                                                                           logical results
Time = 541.0 ns: DM[0f8] = xxxxxxxxx || IOM[0f8] = xxxxxxxx
                                                                           look the same.
Time = 541.0 ns: DM[0fc] = xxxxxxxxx | | IOM[0fc] = xxxxxxxx
```


IV. Hardware Implementation














V. Additional Discussion and Comments

At the beginning, our discussed enhancement to the MIPS32 processor was to do a pipeline, but that proved to take up too much time and had to be discarded to make sure to meet deadline requirements. Our thinking was to implement stage registers for each pipeline state and carry the control words through each of the registers for the basic step but that was where our problem remained before we ended up changing our minds.

Given more time, we may revisit this option.