







Bank voltage allocation:
Bank 0: 1.8V
Bank 1: 1.8V
Bank 2: Programmable



Flash/FPGA programming using a single SPI port:
SPI_SEL PROG_FLASH RESET_N FUNCTION
1 X X Host <-> FPGA, normal operation
0 0 0 Host programs flash
0 1 0 Host programs FPGA CRAM (SSN held low)

