MCIMX6ULL-CM

Schematics DevBoard

Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LvDDR3
Page 6	eMMC/NAND/TF/QSPI
Page 7	CPU PERI1
Page 8	CPU PERI2
Page 9	BOOT CFG
Page 10	PWR MGR
Page 11	SO-DIMM
Page 12	NOTE
Page 13	IOMUX
Page 14	
Page 15	
Page 16	
Page 17	
Page 18	
Page 19	
Page 20	
Page 21	
Page 22	
Page 23	
Page 24	
Page 25	
Page 26	
Page 26	
Page 27	
Page 28	

1. Unless Otherwise Specified:

All resistors are in ohms, 10%, 1/8 Watt,0603 All capacitors are in uF, 20%, 50V,0603 All voltages are DC

All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

Revision History

Rev. Code	Date	Ву	Description
А	2016-07-22	Yizhou	Compare to I.MX 6UL EVK C3 1 Change U101 CPU part number to MCIMX6Y2DVM05AA 2 Change DDR part number to MT41K256M16TW-107:P 3 Change QSPI flash part number to MT2SQL256ABA1EW9 4 Remove EVMSIM

- 3. Device type number is for reference only. The number varies with the manufacturer.
- 4. Special signal usage:
 - _B Denotes Active-Low Signal <> or [] Denotes - Vectored Signals
- 5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


N	5	Microcont	roller Pro	duct Gro	шр		
		6501 William C Austin, TX 787	35-8598				
		proprietary to NXP and shall le or in part without the expres	s written perm	nission of NX	P Semi	conductor	18.
		ICAP Classification:	CP:	IUO:	_X_	PUBI:	
Designer: <designer></designer>	Drawing	MCIMX6U	LL-CM				
Drawn by: <drawnby></drawnby>	Page Ti	Title and Rev	History				
Approved: <approver></approver>	Size C	Document Number SCH	-29364 PDF:	SPF-29364			Rev A
	Date:	Wednesday, August 31, 20	016 :	Sheet 1	of	13	


i.MX6ULL EVK Block Diagram

Blcok Diagram Rev 1.0


MCIMX6ULL-BB

MPN: MCIMX6ULL-BB Agile No: 28616
MPN: MCIMX6ULL-CM Agile No: 29364







i.MX6ULL PWR





NP										
ICAP Classification:	CP:	IUO:	ж	PUBI:						
Drawing Title: MC	IMX6UL	L-CM								
Page Title: CPU	J PWR									
Size Document No C		29364 PDF:	SPF-2	9364			Rev			
Date: Wednesday.	August 31, 201	16	Sheet	4	of	13				


DDR3/LvDDR3




















NOTE:

All pins using ~reset as harden:

PAD UART3_TX_DATA	Default State Output Buffer(LOW) during reset> Output keeper + Input enable after reset done	Simulation Value 0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset> Output keeper + Input enable after reset done (this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset> Output keeper + Input enable after reset done	sjc.ipt_jta_active> PAD	0 in real silicon
		(note : sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.)	ALT7

All pins using ~src.en_system_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset> Output keeper + Input enable after	PAD> ccmsrcmix. src_tester_ack	0 in real silicon
	reset done	This is the requirement of TE test	ALT7

All pins using snvs_hp.snvs_sec_vio_in_5_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon)



i.MX6ULL IOMUX

NAME	Default	ALTO	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	PAD DFU
PEST, MODE POR, B ONOF PHIC, ON, REO BOOT, MODEO SWY, TAMPERO SWY, TAMPE	LOUTEST MODE ST. PORE, B ST. RESET, B PR. SANYS, WAKEUP_ALARM COLOR PHICL (VISTBY RED ST. BOOD MODE (D) ST. BOOD MODE (D)	teu TEST_MODE src. PORE, B. src. PORE, B. src. PORE, S. src. ESET_B. src. PORE, C. YSTBY, REO src. BOOT_MODE(O) src. B. src. Boot_MODE(O) src. B. src. Boot_MODE(O) src. B. src. Boot_MODE(O) src. B. src. Boot_MODE(O) src. Boot_	gp12, CLK gp12, CDK gp12, CDK gp12, COMPARE1 gp12, COMPARE1 gp12, COMPARE1 gp12, COMPARE1 gp12, COMPARE1 gp11,	spdif, OUT saiz MCLK saiz MCLK saiz RKLK saiz RK, Balk saiz TK, Bell K saiz RK, Dath s	anatop.ENET_REF_CLK_25M ccm_CLKOTO ccm_CLKOTO ccm_CUTTO ccm_OUTTO ccm_OUTTO ccm_OUTTO ccm_OUTTO ccm_CUTTO ccc_CUTTO	com. PMIC_RDY com. WART com. WART pormo, OUT	gpol 1 (0 20) gpiol 1 (0 22) gpiol 1 (0 22) gpiol 1 (0 22) gpiol 1 (0 22) gpiol 1 (0 23) gpiol 1 (0 23) gpiol 1 (0 25) gpiol 1 (0 3) gpiol 1 (0 3) gpiol 2 (0 4) gpiol 3 (0 4)	sdma.EXT_EVENT[0] sdma.EXT_EVENT[1] map.REPT map	src. SYSTEM_RESET src. Landy Total complete Strc. Lands complete S	epit1.OUT epit2.OUT epit2.	uart5.TX uart5.RX uar	100K PD 100K P

