
## LFSR / FPGA stuff



```
Basic Amaranth concept:
class MyClass(Elaboratable):
    def elaborate(self, platform):
        m = Module()
        cSig = Signal()
        sSig = Signal(2)
```


m.d.comb += cSig.eq(sSig[1] ^ sSig[0])

m.d.sync += sSig.eq(Cat(sSig[1], cSig))

 $\mathsf{amaranth} \to \mathsf{verilog} \to \mathsf{synthesis} \; (\mathsf{yosys}, \, \mathsf{Vivado}, \, ...) \to \mathsf{PnR} \; (\mathsf{nextpnr}, \, \mathsf{vtr}, \, \mathsf{vivado}, \, ...) \to \mathsf{bitstream} \to \mathsf{programmer}$ 

return m

## LFSR: basic idea



With taps set at synthesis time  $\rightarrow$  gateware is optimize (no more AND, picks relevant bits and improve the LUT's truth table).

## NCO

