

### OV9650FSL Color CMOS SXGA (1.3 MegaPixel) Concept Camera Module with OmniPixel® Technology

#### General Description

The OV9650FSL is a sensor on-board camera and lens module designed for mobile applications where low power consumption and small size are of utmost importance.

Proprietary sensor technology utilizes advanced algorithms to cancel Fixed Pattern Noise (FPN), eliminate smearing, and drastically reduce blooming. All required camera functions are programmable through the serial SCCB interface.

The device can be programmed to provide image output in various fully processed and encoded formats.

The OV9650FSL features the OV9650 CAMERACHIP™. Refer to the [OV9650 Datasheet](#) for chip-specific information.



**Caution: READ THIS FIRST!**  
Prior to finalizing any mechanical or electrical design for production, consult with OmniVision to confirm any final dimensional or electrical pinout data.

#### Features

- 1,310,720 pixels, SXGA/VGA format, 1/4" lens
- 8mm x 8mm x 7.22mm module size, flex cable
- Flex cable connector
- 2.5V operation, low power dissipation
- Serial Camera Control Bus (SCCB) interface
- Function controls:
  - Exposure control
  - Gamma
  - Gain
  - White balance
  - Color matrix
  - Color saturation
  - Hue control
  - Windowing

#### Ordering Information

| Product      | Package                       |
|--------------|-------------------------------|
| OV09650-FSL0 | 8mm x 8mm x 7.22mm Flex Cable |


#### Applications

- Cellular and Picture Phones
- Toys
- PC Multimedia
- Digital Still Cameras

#### Key Specifications

|                                    |                         |  |
|------------------------------------|-------------------------|--|
| <b>Array Size</b>                  |                         | 1280 x 1024 (SXGA)   |
| <b>Power Supply</b>                | <b>Core</b>             | 1.8VDC $\pm$ 10%   |
|                                    | <b>Analog</b>           | 2.45 to 2.8 VDC  |
|                                    | <b>I/O</b>              | 2.5V to (V <sub>DD-A</sub> +0.3V)  |
| <b>Power Requirements</b>          | <b>Active</b>           | 50 mW (15 fps, no I/O power)   |
|                                    | <b>Standby</b>          | 30 $\mu$ W   |
| <b>Temperature Range</b>           | <b>Operation</b>        | -10°C to 70°C  |
|                                    | <b>Stable Image</b>     | 0°C to 50°C  |
| <b>Output Formats (8-bit)</b>      |                         | <ul style="list-style-type: none"> <li>• YUV/YCbCr 4:2:2</li> <li>• GRB 4:2:2</li> <li>• Raw RGB Data</li> </ul> |
| <b>Lens Size</b>                   |                         | 1/4"   |
| <b>Maximum Image Transfer Rate</b> | <b>SXGA</b>             | 15 fps   |
|                                    | <b>VGA</b>              | 30 fps   |
|                                    | <b>QVGA, QQVGA, CIF</b> | 60 fps   |
|                                    | <b>QCIF, QQCIF</b>      | 120 fps  |
| <b>Sensitivity</b>                 |                         | 0.9 V/Lux-sec  |
| <b>S/N Ratio</b>                   |                         | 40 dB  |
| <b>Dynamic Range</b>               |                         | 62 dB  |
| <b>Scan Mode</b>                   |                         | Progressive  |
| <b>Max. Exposure Interval</b>      |                         | 1050 x t <sub>ROW</sub>  |
| <b>Gamma Correction</b>            |                         | Programmable   |
| <b>Pixel Size</b>                  |                         | 3.18 $\mu$ m x 3.18 $\mu$ m  |
| <b>Dark Current</b>                |                         | 30 mV/s at 60°C  |
| <b>Well Capacity</b>               |                         | 28 Ke  |
| <b>Fixed Pattern Noise</b>         |                         | <0.03% of V <sub>PEAK-TO-PEAK</sub>  |
| <b>Image Area</b>                  |                         | 4.13 mm x 3.28 mm  |
| <b>Package Dimensions</b>          |                         | 8mm x 8mm x 7.22mm   |

Figure 1 OV9650FSL Pin Diagram



## Functional Description

Figure 2 shows the functional block diagram of the OV9650FSL Camera Module. The OV9650FSL includes:

- 1/4" lens
- OV9650 CAMERACHIP image sensor
- Flex cable

Figure 2 Functional Block Diagram





Figure 3 Module Schematic



**Note:**

Connector PWDN and RESET should be connected to ground if

AVDD is 2.5V sensor analog power.

DVDD is 1.8V sensor digital power.

DOVDD is 2.5V to (AVDD + 0.3V) sensor digital IO power.

Sensor AGND and DGND should be separated and connect to a single point at outside PCB (DO NOT connect inside module).

C1 should close to sensor DOVDD and DOGND.

C2 should close to sensor DVDD and DOGND.

C3 should close to sensor DVDD and AGND.

C4 should close to sensor VREF and AGND.

C5 should close to sensor AVDD and AGND.

Y[9:2] is module YUV and RGB 8bits output (Y[9]: MSB, Y[2]: LSB).

Y[9:0] is module RGB 10 bits output (Y[9]: MSB, Y[0]: LSB).

## Imaging Specifications

**Table 1 Sensor Image Functions**

| Sensor Imaging Functions                    | Description  |
|---|--|
| Auto Exposure                               | Module automatically sets correct exposure time.   |
| Auto Exposure ON/OFF                        | Auto exposure can be turned off so the exposure can be set manually.   |
| Auto White Balance (AWB)                    | AWB without companion processor interaction.   |
| Auto White Balance OFF                      | AWB can be turned off.   |
| Color Correction                            | It is possible to adjust for the color filter response of the image sensor as well as for human eye sensitivity.                       |
| Bayer Pattern Interpolation                 | (Mosaic or equivalent) The interpolation must be done prior to downsizing the image to avoid artifacts due to incorrect interpolation. |
| Electrical Illumination Flicker Elimination | Interference from 50Hz or 60Hz illumination can be suppressed with manually set frame rate divider.                                    |
| Gamma Correction                            | Built-in 0.45/1.0  |
| Color Space Conversion                      | Bayer raw RGB is converted to YCbCr/YUV color space.   |
| Image Size Decimation                       | Size can be altered using the windowing registers. Quarter-format sub-sampling is also provided.                                       |
| Image ON/OFF                                | Image ON/OFF can be controlled by register settings.   |
| RGB Output                                  | RGB raw data output available.   |
| AGC Gain                                    | Automatic Gain Control (AGC)   |
| White Balance                               | Automatic White Balance  |

**NOTE:** OV9650FSL features the OV9650 CAMERACHIP. Refer to the [OV9650 Datasheet](#) for chip-specific information.

**Table 2 Output Specifications**

| Output Image Formats      | Description  |
|---------------------------|--|
| Output Formats            | SXGA (1280 x 1024 pixels)  |
|                           | VGA (640 x 480 pixels)   |
| YUV Format                | 4:2:2 compliant with CCIR656   |
| YUV Order                 | YUYV or UYVY   |
| Embedded Sync Codes       | Sync signals coded in with data output (CCIR656) or output separately. |
| Data Clipping             | According to CCIR656 or no clipping.                                   |
| Format in Decimation Mode | PCLK verifies whether or not there is data on every cycle.             |

## Pin Description

**Table 3 Pin Description**

| Pin Number | Name   | Pin Type                  | Function/Description  |
|------------|--------|---------------------------|---|
| 01         | NC     | —                         | Reserved - no connect   |
| 02         | AGND   | Power                     | Analog ground   |
| 03         | SIO_D  | I/O                       | SCCB serial interface data I/O  |
| 04         | AVDD   | Power                     | Analog power supply ( $V_{DD-A} = 2.45$ to $2.8$ VDC)   |
| 05         | SIO_C  | Input                     | SCCB serial interface clock input   |
| 06         | RESET  | Function<br>(default = 0) | Clears all registers and resets them to their default values. Active high, internal pull-down resistor.       |
| 07         | VSYNC  | Output                    | Vertical sync output  |
| 08         | PWDN   | Function<br>(default = 0) | Power Down Mode Selection - active high, internal pull-down resistor.<br>0: Normal mode<br>1: Power down mode |
| 09         | HREF   | Output                    | HREF output   |
| 10         | DVDD   | Power                     | Power supply ( $V_{DD-C} = 1.8$ VDC $\pm 10\%$ ) for digital core logic                                       |
| 11         | DOVDD  | Power                     | Digital power supply for I/O ( $V_{DD-IO} = 2.5$ to $(V_{DD-A} + 0.3V)$ )                                     |
| 12         | Y9     | Output                    | Output bit[9] - MSB for 10-bit RGB and 8-bit YUV  |
| 13         | XVCLK1 | Input                     | Crystal clock input   |
| 14         | Y8     | Output                    | Output bit[8]   |
| 15         | DGND   | Power                     | Digital ground  |
| 16         | Y7     | Output                    | Output bit[7]   |
| 17         | PCLK   | Output                    | Pixel clock output  |
| 18         | Y6     | Output                    | Output bit[6]   |
| 19         | Y2     | Output                    | Output bit[2] - LSB for 8-bit YUV   |
| 20         | Y5     | Output                    | Output bit[5]   |
| 21         | Y3     | Output                    | Output bit[3]   |
| 22         | Y4     | Output                    | Output bit[4]   |
| 23         | Y1     | Output                    | Output bit[1] - for 10-bit RGB only   |
| 24         | Y0     | Output                    | Output bit[0] - LSB for 10-bit RGB only   |

NOTE:

Y[9:2] for 8-bit YUV or RGB (Y9 MSB, Y2 LSB)

Y[9:0] for 10-bit RGB (Y9 MSB, Y0 LSB)

## Electrical Characteristics

**Table 4 Absolute Maximum Ratings**

|  |                    |                                 |
|--|--------------------|---------------------------------|
| Ambient Storage Temperature                        |                    | -40°C to +95°C                  |
| Supply Voltages (with respect to Ground)           | V <sub>DD-A</sub>  | 4.5 V                           |
|  | V <sub>DD-C</sub>  | 3 V                             |
|  | V <sub>DD-IO</sub> | 4.5 V                           |
| All Input/Output Voltages (with respect to Ground) |                    | -0.3V to V <sub>DD-IO</sub> +1V |
| Lead-free Temperature, Surface-mount process       |                    | +245°C                          |
| ESD Rating, Human Body model                       |                    | 2000V                           |

**NOTE:** Exceeding the Absolute Maximum ratings shown above invalidates all AC and DC electrical specifications and may result in permanent device damage.

**Table 5 DC Characteristics (-20°C < T<sub>A</sub> < 70°C)**

| Symbol                | Parameter                     | Condition                 | Min                      | Typ | Max                      | Unit |
|-----------------------|-------------------------------|---------------------------|--------------------------|-----|--------------------------|------|
| V <sub>DD-A</sub>     | DC supply voltage – Analog    | –                         | 2.45                     | 2.5 | 2.8                      | V    |
| V <sub>DD-C</sub>     | DC supply voltage – Core      | –                         | 1.62                     | 1.8 | 1.98                     | V    |
| V <sub>DD-IO</sub>    | DC supply voltage – I/O power | –                         | 2.5                      | –   | V <sub>DD-A</sub> +0.3V  | V    |
| I <sub>DDA</sub>      | Active (Operating) Current    | See Note <sup>a</sup>     |                          | 20  |                          | mA   |
| I <sub>DDS-SCCB</sub> | Standby Current               | See Note <sup>b</sup>     |                          | 1   |                          | mA   |
| I <sub>DDS-PWDN</sub> | Standby Current               |                           |                          | 10  | 20                       | μA   |
| V <sub>IH</sub>       | Input voltage HIGH            | CMOS                      | 0.7 x V <sub>DD-IO</sub> |     |                          | V    |
| V <sub>IL</sub>       | Input voltage LOW             |                           |                          |     | 0.3 x V <sub>DD-IO</sub> | V    |
| V <sub>OH</sub>       | Output voltage HIGH           | CMOS                      | 0.9 x V <sub>DD-IO</sub> |     |                          | V    |
| V <sub>OL</sub>       | Output voltage LOW            |                           |                          |     | 0.1 x V <sub>DD-IO</sub> | V    |
| I <sub>OH</sub>       | Output current HIGH           | See Note <sup>c</sup>     | 8                        |     |                          | mA   |
| I <sub>OL</sub>       | Output current LOW            |                           | 15                       |     |                          | mA   |
| I <sub>L</sub>        | Input/Output Leakage          | GND to V <sub>DD-IO</sub> |                          |     | ± 1                      | μA   |

- a. V<sub>DD-A</sub> = 2.5V, V<sub>DD-C</sub> = 1.8V, V<sub>DD-IO</sub> = 2.5V  
 $I_{DDA} = \sum \{I_{DD-IO} + I_{DD-C} + I_{DD-A}\}$ , f<sub>CLK</sub> = 24MHz at 7.5 fps YUV output, no I/O loading
- b. V<sub>DD-A</sub> = 2.5V, V<sub>DD-C</sub> = 1.8V, V<sub>DD-IO</sub> = 2.5V  
 I<sub>DDS-SCCB</sub> refers to a SCCB-initiated Standby, while I<sub>DDS-PWDN</sub> refers to a PWDN pin-initiated Standby
- c. Standard Output Loading = 25pF, 1.2KΩ

Table 6 Functional and AC Characteristics (-20°C < T<sub>A</sub> < 70°C)

| Symbol   | Parameter   | Min | Typ   | Max | Unit |
|--|---|-----|-------|-----|------|
| <b>Functional Characteristics</b>  |   |     |       |     |      |
|  | A/D Differential Non-Linearity  |     | ± 1/2 |     | LSB  |
|  | A/D Integral Non-Linearity  |     | ± 1   |     | LSB  |
|  | AGC Range   |     |       | 18  | dB   |
|  | Red/Blue Adjustment Range   |     | 12    |     | dB   |
| <b>Inputs (PWDN, CLK, RESET)</b>   |   |     |       |     |      |
| f <sub>CLK</sub>   | Input Clock Frequency   | 10  | 24    | 48  | MHz  |
| t <sub>CLK</sub>   | Input Clock Period  | 21  | 42    | 100 | ns   |
| t <sub>CLK:DC</sub>  | Clock Duty Cycle  | 45  | 50    | 55  | %    |
| t <sub>S:RESET</sub>   | Setting time after software/hardware reset  |     |       | 1   | ms   |
| t <sub>S:REG</sub>   | Settling time for register change (10 frames required)  |     |       | 300 | ms   |
| <b>SCCB Timing (see Figure 4)</b>  |   |     |       |     |      |
| f <sub>SIO_C</sub>   | Clock Frequency   |     |       | 400 | KHz  |
| t <sub>LOW</sub>   | Clock Low Period  | 1.3 |       |     | μs   |
| t <sub>HIGH</sub>  | Clock High Period   | 600 |       |     | ns   |
| t <sub>AA</sub>  | SIO_C low to Data Out valid   | 100 |       | 900 | ns   |
| t <sub>BUF</sub>   | Bus free time before new START  | 1.3 |       |     | μs   |
| t <sub>HD:STA</sub>  | START condition Hold time   | 600 |       |     | ns   |
| t <sub>SU:STA</sub>  | START condition Setup time  | 600 |       |     | ns   |
| t <sub>HD:DAT</sub>  | Data-in Hold time   | 0   |       |     | μs   |
| t <sub>SU:DAT</sub>  | Data-in Setup time  | 100 |       |     | ns   |
| t <sub>SU:STO</sub>  | STOP condition Setup time   | 600 |       |     | ns   |
| t <sub>R</sub> , t <sub>F</sub>  | SCCB Rise/Fall times  |     |       | 300 | ns   |
| t <sub>DH</sub>  | Data-out Hold time  | 50  |       |     | ns   |
| <b>Outputs (VSYNC, HREF, PCLK, and Y[9:0] (see Figure 5, Figure 6, Figure 7, Figure 8, Figure 10, and Figure 11)</b> |   |     |       |     |      |
| t <sub>PDV</sub>   | PCLK[↓] to Data-out Valid   |     |       | 5   | ns   |
| t <sub>SU</sub>  | Y[9:0] Setup time   | 15  |       |     | ns   |
| t <sub>HD</sub>  | Y[9:0] Hold time  | 8   |       |     | ns   |
| t <sub>PHH</sub>   | PCLK[↓] to HREF[↑]  | 0   |       | 5   | ns   |
| t <sub>PHL</sub>   | PCLK[↓] to HREF[↓]  | 0   |       | 5   | ns   |
| <b>AC Conditions:</b>  | <ul style="list-style-type: none"> <li>V<sub>DD</sub>: V<sub>DD-C</sub> = 1.8V, V<sub>DD-A</sub> = 2.5V, V<sub>DD-IO</sub> = 2.5V</li> <li>Rise/Fall Times: I/O: 5ns, Maximum<br/>SCCB: 300ns, Maximum</li> <li>Input Capacitance: 10pf</li> <li>Output Loading: 25pF, 1.2KΩ to 2.5V</li> <li>f<sub>CLK</sub>: 24MHz</li> </ul> |     |       |     |      |

## Timing Specifications

Figure 4 SCCB Timing Diagram




Figure 5 Horizontal Timing





Figure 6 SXGA Frame Timing



**NOTE:**

For Raw data,  $t_p$  = internal pixel clock

For YUV/RGB,  $t_p$  = 2 x internal pixel clock

Figure 7 VGA Frame Timing




Figure 8 QVGA Frame Timing




Figure 9 QQVGA Frame Timing






Figure 10 CIF Frame Timing




Figure 11 QCIF Frame Timing




Figure 12 QQCIF Frame Timing




Figure 13 RGB 565 Output Timing Diagram





Figure 14 RGB 555 Output Timing Diagram



## Register Set

Table 7 provides a list and description of the Device Control registers. The device slave addresses for the OV9650FSL are 60 for write and 61 for read.

**Table 7 Device Control Register List**

| Address (Hex) | Register Name | Default (Hex) | R/W | Description  |
|---------------|---------------|---------------|-----|--|
| 00            | GAIN          | 00            | RW  | AGC[7:0] – Gain control gain setting<br>• Range: [00] to [FF]  |
| 01            | BLUE          | 80            | RW  | AWB – Blue channel gain setting<br>• Range: [00] to [FF]   |
| 02            | RED           | 80            | RW  | AWB – Red channel gain setting<br>• Range: [00] to [FF]  |
| 03            | VREF          | 12            | RW  | Vertical Frame Control<br>Bit[7:6]: AGC[9:8] (see register <a href="#">GAIN</a> for AGC[7:0])<br>Bit[5:3]: VREF end low 3 bits (high 8 bits at <a href="#">VSTOP</a> [7:0])<br>Bit[2:0]: VREF start low 3 bits (high 8 bits at <a href="#">VSTRT</a> [7:0])  |
| 04            | COM1          | 00            | RW  | Common Control 1<br>Bit[7]: Reserved<br>Bit[6]: CCIR656 format<br>Bit[5]: QQVGA or QCIF format. Effective only when QVGA (register bit <a href="#">COM7</a> [4]) or QCIF (register bit <a href="#">COM7</a> [3]) output is selected and related HREF skip option based on format is selected (register COM1[3:2])<br>Bit[4]: Reserved<br>Bit[3:2]: HREF skip option<br>00: No skip<br>01: YUV/RGB skip every other row for YUV/RGB, skip 2 rows for every 4 rows for Raw data<br>1x: Skip 3 rows for every 4 rows for YUV/RGB, skip 6 rows for every 8 rows for Raw data<br>Bit[1:0]: AEC low 2 LSB (see registers <a href="#">AECHM</a> for AEC[15:10] and <a href="#">AECH</a> for AEC[9:2]) |
| 05            | BAVE          | 00            | RW  | U/B Average Level<br>Automatically updated based on chip output format   |
| 06            | GEAVE         | 00            | RW  | Y/Ge Average Level<br>Automatically updated based on chip output format  |
| 07            | RSVD          | 00            | –   | Reserved   |
| 08            | RAVE          | 00            | RW  | V/R Average Level<br>Automatically updated based on chip output format   |

Table 7 Device Control Register List (Continued)

| Address (Hex) | Register Name | Default (Hex) | R/W | Description   |
|---------------|---------------|---------------|-----|---|
| 09            | COM2          | 01            | RW  | Common Control 2<br>Bit[7:5]: Reserved<br>Bit[4]: Soft sleep mode<br>Bit[3:2]: Reserved<br>Bit[1:0]: Output drive capability<br>00: 1x<br>01: 2x<br>10: 2x<br>11: 4x  |
| 0A            | PID           | 96            | R   | Product ID Number MSB (Read only)   |
| 0B            | VER           | 52            | R   | Product ID Number LSB (Read only)   |
| 0C            | COM3          | 00            | RW  | Common Control 3<br>Bit[7]: Reserved<br>Bit[6]: Output data MSB and LSB swap<br>Bit[5:4]: Reserved<br>Bit[3]: Pin selection<br>1: Change RESET pin to EXPST_B (frame exposure mode timing) and change PWDN pin to FREX (frame exposure enable)<br>Bit[2]: VarioPixel® for VGA, CIF, QVGA, QCIF, QQVGA, and QQCIF<br>Bit[1]: Reserved<br>Bit[0]: Single frame output (used for Frame Exposure mode only) |
| 0D            | COM4          | 00            | RW  | Common Control 4<br>Bit[7]: VarioPixel® for QVGA, QCIF, QQVGA, and QQCIF<br>Bit[6:3]: Reserved<br>Bit[2]: Tri-state option for output clock at power-down period<br>0: Tri-state at this period<br>1: No tri-state at this period<br>Bit[1]: Tri-state option for output data at power-down period<br>0: Tri-state at this period<br>1: No tri-state at this period<br>Bit[0]: Reserved                 |
| 0E            | COM5          | 01            | RW  | Common Control 5<br>Bit[7]: System clock selection. If the system clock is 48 MHz, this bit should be set to high to get 15 fps for YUV or RGB<br>Bit[6:5]: Reserved<br>Bit[4]: Slam mode enable<br>0: Master mode<br>1: Slam mode (used for slave mode)<br>Bit[3:0]: Reserved  |

**Table 7 Device Control Register List (Continued)**

| Address (Hex) | Register Name | Default (Hex) | R/W | Description   |
|---------------|---------------|---------------|-----|---|
| 0F            | COM6          | 43            | RW  | Common Control 6<br>Bit[7]: Output of optical black line option<br>0: Disable HREF at optical black<br>1: Enable HREF at optical black<br>Bit[6:4]: Reserved<br>Bit[3]: Enable bias for ADBLC<br>Bit[2]: ADBLC offset<br>0: Use 4-channel ADBLC<br>1: Use 2-channel ADBLC<br>Bit[1]: Reset all timing when format changes<br>Bit[0]: Enable ADBLC option  |
| 10            | AECH          | 40            | RW  | Exposure Value<br>Bit[7:0]: AEC[9:2] (see registers <a href="#">AECHM</a> for AEC[15:10] and <a href="#">COM1</a> for AEC[1:0])   |
| 11            | CLKRC         | 00            | RW  | Data Format and Internal Clock<br>Bit[7]: Digital PLL option<br>0: Disable double clock option, meaning the maximum PCLK can be as high as half input clock<br>1: Enable double clock option, meaning the maximum PCLK can be as high as input clock<br>Bit[6]: Use input clock directly (no clock pre-scale available)<br>Bit[5:0]: Internal clock pre-scalar<br>$F(\text{internal clock}) = F(\text{input clock}) / (\text{Bit}[5:0] + 1)$<br>• Range: [0 0000] to [1 1111] |
| 12            | COM7          | 00            | RW  | Common Control 7<br>Bit[7]: SCCB Register Reset<br>0: No change<br>1: Resets all registers to default values<br>Bit[6]: Output format - VGA selection<br>Bit[5]: Output format - CIF selection<br>Bit[4]: Output format - QVGA selection<br>Bit[3]: Output format - QCIF selection<br>Bit[2]: Output format - RGB selection<br>Bit[1]: Reserved<br>Bit[0]: Output format - Raw RGB (COM7[2] must be set high)   |
| 13            | COM8          | 8F            | RW  | Common Control 8<br>Bit[7]: Enable fast AGC/AEC algorithm<br>Bit[6]: AEC - Step size limit<br>0: Fast condition change maximum step is VSYNC<br>1: Unlimited step size<br>Bit[5]: Banding filter ON/OFF<br>Bit[4:3]: Reserved<br>Bit[2]: AGC Enable<br>Bit[1]: AWB Enable<br>Bit[0]: AEC Enable   |

Table 7 Device Control Register List (Continued)

| Address (Hex) | Register Name | Default (Hex) | R/W | Description  |
|---------------|---------------|---------------|-----|--|
| 14            | COM9          | 4A            | RW  | <p>Common Control 9</p> <p>Bit[7]: Reserved</p> <p>Bit[6:4]: Automatic Gain Ceiling - maximum AGC value</p> <p>000: 2x</p> <p>001: 4x</p> <p>010: 8x</p> <p>011: 16x</p> <p>100: 32x</p> <p>101: 64x</p> <p>110: 128x</p> <p>Bit[3]: Exposure timing can be less than limit of banding filter when light is too strong</p> <p>Bit[2]: Data format - VSYNC drop option</p> <p>0: VSYNC always exists</p> <p>1: VSYNC will drop when frame data drops</p> <p>Bit[1]: Enable drop frame when AEC step is larger than the Exposure Gap</p> <p>Bit[0]: Freeze AGC/AEC</p> |
| 15            | COM10         | 00            | RW  | <p>Common Control 10</p> <p>Bit[7]: Set pin definition</p> <p>1: Set RESET to SLHS (slave mode horizontal sync) and set PWDN to SLVS (slave mode vertical sync)</p> <p>Bit[6]: HREF changes to HSYNC</p> <p>Bit[5]: PCLK output option</p> <p>0: PCLK always output</p> <p>1: No PCLK output when HREF is low</p> <p>Bit[4]: PCLK reverse</p> <p>Bit[3]: HREF reverse</p> <p>Bit[2]: Reset signal end point option</p> <p>Bit[1]: VSYNC negative</p> <p>Bit[0]: HSYNC negative</p>   |
| 16            | RSVD          | 00            | –   | Reserved   |
| 17            | HSTART        | 1A            | RW  | Output Format - Horizontal Frame (HREF column) start high 8-bit (low 3 bits are at HREF[2:0])  |
| 18            | HSTOP         | BA            | RW  | Output Format - Horizontal Frame (HREF column) end high 8-bit (low 3 bits are at HREF[5:3])  |
| 19            | VSTRT         | 01            | RW  | Output Format - Vertical Frame (row) start high 8-bit (low 3 bits are at VREF[2:0])  |
| 1A            | VSTOP         | 81            | RW  | Output Format - Vertical Frame (row) end high 8-bit (low 3 bits are at VREF[5:3])  |
| 1B            | PSHFT         | 00            | RW  | <p>Data Format - Pixel Delay Select (delays timing of the Y[9:0] data relative to HREF in pixel units)</p> <ul style="list-style-type: none"> <li>Range: [00] (no delay) to [FF] (256 pixel delay which accounts for whole array)</li> </ul>   |
| 1C            | MIDH          | 7F            | R   | Manufacturer ID Byte – High (Read only = 0x7F)   |

**Table 7 Device Control Register List (Continued)**

| Address (Hex) | Register Name | Default (Hex) | R/W | Description  |
|---------------|---------------|---------------|-----|--|
| 1D            | MIDL          | A2            | R   | Manufacturer ID Byte – Low (Read only = 0xA2)  |
| 1E            | MVFP          | 00            | RW  | Mirror/VFlip Enable<br>Bit[7:6]: Reserved<br>Bit[5]: Mirror<br>0: Normal image<br>1: Mirror image<br>Bit[4]: VFlip enable<br>0: VFlip disable<br>1: VFlip enable<br>Bit[3:0]: Reserved |
| 1F            | LAEC          | 00            | RW  | Reserved   |
| 20            | BOS           | 80            | RW  | B Channel ADBLC Result<br>Bit[7]: Offset adjustment sign<br>0: Add offset<br>1: Subtract offset<br>Bit[6:0]: Offset value of 10-bit range  |
| 21            | GBOS          | 80            | RW  | Gb channel ADBLC result<br>Bit[7]: Offset adjustment sign<br>0: Add offset<br>1: Subtract offset<br>Bit[6:0]: Offset value of 10-bit range   |
| 22            | GROS          | 80            | RW  | Gr channel ADBLC result<br>Bit[7]: Offset adjustment sign<br>0: Add offset<br>1: Subtract offset<br>Bit[6:0]: Offset value of 10-bit range   |
| 23            | ROS           | 80            | RW  | R channel ADBLC result<br>Bit[7]: Offset adjustment sign<br>0: Add offset<br>1: Subtract offset<br>Bit[6:0]: Offset value of 10-bit range  |
| 24            | AEW           | 78            | RW  | AGC/AEC - Stable Operating Region (Upper Limit)  |
| 25            | AEB           | 68            | RW  | AGC/AEC - Stable Operating Region (Lower Limit)  |
| 26            | VPT           | D4            | RW  | AGC/AEC Fast Mode Operating Region<br>Bit[7:4]: High nibble of upper limit<br>Bit[3:0]: High nibble of lower limit   |
| 27            | BBIAS         | 80            | RW  | B Channel Signal Output Bias (effective only when COM6[0] = 1)<br>Bit[7]: Bias adjustment sign<br>0: Add bias<br>1: Subtract bias<br>Bit[6:0]: Bias value of 10-bit range              |

Table 7 Device Control Register List (Continued)

| Address (Hex) | Register Name | Default (Hex) | R/W | Description   |
|---------------|---------------|---------------|-----|---|
| 28            | GbBIAS        | 80            | RW  | Gb Channel Signal Output Bias (effective only when COM6[0] = 1)<br>Bit[7]: Bias adjustment sign<br>0: Add bias<br>1: Subtract bias<br>Bit[6:0]: Bias value of 10-bit range                          |
| 29            | Gr_COM        | 00            | RW  | Analog BLC and Regulator Control<br>Bit[7:6]: Reserved<br>Bit[5]: Bypass Analog BLC<br>Bit[4]: Bypass regulator<br>Bit[3:0]: Reserved   |
| 2A            | EXHCH         | 00            | RW  | Dummy Pixel Insert MSB<br>Bit[7]: Reserved<br>Bit[6:4]: 3 MSB for dummy pixel insert in horizontal direction<br>Bit[3:2]: HSYNC falling edge delay 2 MSB<br>Bit[1:0]: HSYNC rising edge delay 2 MSB |
| 2B            | EXHCL         | 00            | RW  | Dummy Pixel Insert LSB<br>8 LSB for dummy pixel insert in horizontal direction  |
| 2C            | RBIAS         | 80            | RW  | R Channel Signal Output Bias (effective only when COM6[0] = 1)<br>Bit[7]: Bias adjustment sign<br>0: Add bias<br>1: Subtract bias<br>Bit[6:0]: Bias value of 10-bit range                           |
| 2D            | ADVFL         | 00            | RW  | LSB of insert dummy lines in vertical direction (1 bit equals 1 line)   |
| 2E            | ADV FH        | 00            | RW  | MSB of insert dummy lines in vertical direction   |
| 2F            | YAVE          | 00            | RW  | Y/G Channel Average Value   |
| 30            | HSYST         | 08            | RW  | HSYNC Rising Edge Delay (low 8 bits)  |
| 31            | HSYEN         | 30            | RW  | HSYNC Falling Edge Delay (low 8 bits)   |
| 32            | HREF          | A4            | RW  | HREF Control<br>Bit[7:6]: HREF edge offset to data output<br>Bit[5:3]: HREF end 3 LSB (high 8 MSB at register HSTOP)<br>Bit[2:0]: HREF start 3 LSB (high 8 MSB at register HSTART)                  |
| 33            | CHLF          | 00            | RW  | Bit[7:0]: Reserved  |
| 34            | ARBLM         | 03            | RW  | Bit[7:0]: Reserved  |
| 35-36         | RSVD          | XX            | –   | Reserved  |
| 37            | ADC           | 04            | RW  | Bit[7:0]: Reserved  |
| 38            | ACOM          | 12            | RW  | Bit[7:0]: Reserved  |
| 39            | OFON          | 00            | RW  | Bit[7:4]: Reserved<br>Bit[3]: Line buffer power down - must be set to "1" before chip power down<br>Bit[2:0]: Reserved  |



**Table 7 Device Control Register List (Continued)**

| Address (Hex) | Register Name | Default (Hex) | R/W | Description  |
|---------------|---------------|---------------|-----|--|
| 3A            | TSLB          | 0C            | RW  | <p>Line Buffer Test Option</p> <p>Bit[7:6]: Reserved</p> <p>Bit[5]: Bit-wise reverse</p> <p>Bit[4]: UV output value</p> <p>0: Use normal UV output</p> <p>1: Use fixed UV value set in registers <a href="#">MANU</a> and <a href="#">MANV</a> as UV output instead of chip output</p> <p>Bit[3:2]: Output sequence is Y U Y V instead of U Y V Y</p> <p>00: Y U Y V</p> <p>01: Y V Y U</p> <p>10: V Y U Y</p> <p>11: U Y V Y</p> <p>Bit[1]: Reserved</p> <p>Bit[0]: Digital BLC enable</p> <p>0: Disable</p> <p>1: Enable</p>   |
| 3B            | COM11         | 00            | RW  | <p>Common Control 11</p> <p>Bit[7]: Night mode</p> <p>0: Night mode disable</p> <p>1: Night mode enable - If the AGC gain goes over 2, then AGC gain drops to 0 and frame rate changes by half. <a href="#">COM11</a>[6:5] limits the minimum frame rate. Also, <a href="#">ADVFL</a> and <a href="#">ADVFL</a> will be automatically updated.</p> <p>Bit[6:5]: Night mode insert frame option</p> <p>00: Normal frame rate</p> <p>01: 1/2 frame rate</p> <p>10: 1/4 frame rate</p> <p>11: 1/8 frame rate</p> <p>Bit[4:3]: Average calculation window option</p> <p>00: Use full frame</p> <p>01: Use half frame</p> <p>10: Use quarter frame</p> <p>11: Not allowed</p> <p>Bit[2:1]: Reserved</p> <p>Bit[0]: Manual banding filter mode</p> |
| 3C            | COM12         | 40            | RW  | <p>Common Control 12</p> <p>Bit[7]: HREF option</p> <p>0: No HREF when VREF is low</p> <p>1: Always has HREF</p> <p>Bit[6:3]: Reserved</p> <p>Bit[2]: Enable UV average</p> <p>Bit[1:0]: Reserved</p>  |

Table 7 Device Control Register List (Continued)

| Address (Hex) | Register Name | Default (Hex) | R/W | Description   |
|---------------|---------------|---------------|-----|---|
| 3D            | COM13         | 99            | RW  | Common Control 13<br>Bit[7:6]: Gamma selection for signal<br>00: No gamma function<br>01: Gamma used for Y channel only<br>10: Gamma used for Raw data before interpolation<br>11: Not allowed<br>Bit[5]: Reserved<br>Bit[4]: Enable color matrix for RGB or YUV<br>Bit[3]: Enable Y channel delay option<br>0: Delay UV channel<br>1: Delay Y channel<br>Bit[2:0]: Output Y/UV delay |
| 3E            | COM14         | 0E            | RW  | Common Control 14<br>Bit[7:2]: Reserved<br>Bit[1]: Enable edge enhancement for YUV output (effective only for YUV/RGB, no use for Raw data)<br>Bit[0]: Edge enhancement option<br>0: Edge enhancement factor = <a href="#">EDGE</a> [3:0]<br>1: Edge enhancement factor = 2 x <a href="#">EDGE</a> [3:0]  |
| 3F            | EDGE          | 88            | RW  | Edge Enhancement Adjustment<br>Bit[7:4]: Edge enhancement threshold[3:0]<br>(see register <a href="#">COM22</a> [7:6] for Edge threshold[5:4])<br>Bit[3:0]: Edge enhancement factor   |
| 40            | COM15         | C0            | RW  | Common Control 15<br>Bit[7:6]: Data format - output full range enable<br>0x: Output range: [10] to [F0]<br>10: Output range: [01] to [FE]<br>11: Output range: [00] to [FF]<br>Bit[5:4]: RGB 555/565 option (must set <a href="#">COM7</a> [2] high)<br>x0: Normal RGB output<br>01: RGB 565<br>11: RGB 555<br>Bit[3]: Swap R/B in RGB565/RGB555 format<br>Bit[2:0]: Reserved         |
| 41            | COM16         | 10            | RW  | Common Control 16<br>Bit[7:2]: Reserved<br>Bit[1]: Color matrix coefficient double option<br>Bit[0]: Reserved   |
| 42            | COM17         | 08            | RW  | Common Control 17<br>Bit[7:5]: Reserved<br>Bit[4]: Edge enhancement option<br>Bit[3]: Reserved<br>Bit[2]: Select single frame out<br>Bit[1]: Tri-state output after single frame out<br>Bit[0]: Reserved  |

**Table 7 Device Control Register List (Continued)**

| Address (Hex) | Register Name | Default (Hex) | R/W | Description  |
|---------------|---------------|---------------|-----|--|
| 43-4E         | RSVD          | XX            | –   | Reserved   |
| 4F            | MTX1          | 58            | RW  | Matrix Coefficient 1   |
| 50            | MTX2          | 48            | RW  | Matrix Coefficient 2   |
| 51            | MTX3          | 10            | RW  | Matrix Coefficient 3   |
| 52            | MTX4          | 28            | RW  | Matrix Coefficient 4   |
| 53            | MTX5          | 48            | RW  | Matrix Coefficient 5   |
| 54            | MTX6          | 70            | RW  | Matrix Coefficient 6   |
| 55            | MTX7          | 40            | RW  | Matrix Coefficient 7   |
| 56            | MTX8          | 40            | RW  | Matrix Coefficient 8   |
| 57            | MTX9          | 40            | RW  | Matrix Coefficient 9   |
| 58            | MTXS          | 0F            | RW  | Matrix Coefficient Sign for coefficient 9 to 2<br>0: Plus<br>1: Minus                |
| 59-61         | RSVD          | XX            | –   | Reserved   |
| 62            | LCC1          | 00            | RW  | Lens Correction Option 1   |
| 63            | LCC2          | 00            | RW  | Lens Correction Option 2   |
| 64            | LCC3          | 10            | RW  | Lens Correction Option 3   |
| 65            | LCC4          | 80            | RW  | Lens Correction Option 4   |
| 66            | LCC5          | 00            | RW  | Lens Correction Control  |
| 67            | MANU          | 80            | RW  | Manual U Value (effective only when register <a href="#">TSLB[4]</a> is high)        |
| 68            | MANV          | 80            | RW  | Manual V Value (effective only when register <a href="#">TSLB[4]</a> is high)        |
| 69            | HV            | 00            | RW  | Manual Banding Filter MSB<br>Bit[7:1]: Reserved<br>Bit[0]: Matrix coefficient 1 sign |
| 6A            | MBD           | 00            | RW  | Manual Banding Filter Value (effective only when <a href="#">COM11[0]</a> is high).  |
| 6B            | DBLV          | 0A            | RW  | Bit[7:0]: Reserved   |
| 6C-7B         | GSP           | XX            | RW  | Gamma curve  |
| 7C-8A         | GST           | XX            | RW  | Gamma curve  |
| 8B            | COM21         | 04            | RW  | Common Control 21<br>Bit[7:0]: Reserved  |

Table 7 Device Control Register List (Continued)

| Address (Hex) | Register Name | Default (Hex) | R/W | Description  |
|---------------|---------------|---------------|-----|--|
| 8C            | COM22         | 00            | RW  | Common Control 22<br>Bit[7:6]: Edge enhancement threshold[5:4]<br>(see register <a href="#">EDGE</a> [7:4] for Edge threshold[3:0])<br>Bit[5]: De-noise enable<br>Bit[4:2]: Reserved<br>Bit[1]: White-pixel erase enable<br>Bit[0]: White-pixel erase option |
| 8D            | COM23         | 00            | RW  | Common Control 23<br>Bit[7:5]: Reserved<br>Bit[4]: Color bar test mode<br>Bit[3:2]: Reserved<br>Bit[1]: Color gain option<br>0: Analog<br>1: Digital<br>Bit[0]: Reserved   |
| 8E            | COM24         | 00            | RW  | Common Control 24<br>Bit[7:0]: Reserved  |
| 8F            | DBLC1         | 0F            | RW  | Digital BLC Offset Sign<br>Bit[7:4]: Reserved<br>Bit[3]: Digital BLC B offset sign<br>Bit[2]: Digital BLC R offset sign<br>Bit[1]: Digital BLC Gb offset sign<br>Bit[0]: Digital BLC Gr offset sign  |
| 90            | DBLC_B        | 00            | RW  | Digital BLC B Channel Offset Value<br>Bit[7:0]: Digital BLC B channel offset value   |
| 91            | DBLC_R        | 00            | RW  | Digital BLC R Channel Offset Value<br>Bit[7:0]: Digital BLC R channel offset value   |
| 92            | DM_LNL        | 00            | RW  | Dummy Line low 8 bits<br>Bit[7:0]: Control insert Dummy line[7:0]  |
| 93            | DM_LNH        | 00            | RW  | Dummy Line high 8 bits<br>Bit[7:0]: Control insert Dummy line[15:8]  |
| 94-9C         | RSVD          | XX            | –   | Reserved   |
| 9D            | LCCFB         | 00            | RW  | Lens Correction B Channel Control  |
| 9E            | LCCFR         | 00            | RW  | Lens Correction R Channel Control  |
| 9F            | DBLC_Gb       | 00            | RW  | Digital BLC Gb Channel Offset Value<br>Bit[7:0]: Digital BLC Gb channel offset value   |
| A0            | DBLC_Gr       | 00            | RW  | Digital BLC Gr Channel Offset Value<br>Bit[7:0]: Digital BLC Gr channel offset value   |


**Table 7      Device Control Register List (Continued)**

| Address (Hex)  | Register Name | Default (Hex) | R/W | Description   |
|--|---------------|---------------|-----|---|
| A1   | AECHM         | 40            | RW  | Exposure Value - AEC MSB 5 bits<br>Bit[7:6]: Reserved<br>Bit[5:0]: AEC[15:10] (see registers <a href="#">AECH</a> for AEC[9:2] and <a href="#">COM1</a> for AEC[1:0]) |
| A2-A3  | RSVD          | XX            | –   | Reserved  |
| A4   | COM25         | 00            | RW  | Common Control 25<br>Bit[7:0]: Reserved   |
| A5   | COM26         | 00            | RW  | Common Control 26<br>Bit[7:0]: Reserved   |
| A6   | G_GAIN        | 80            | RW  | Reserved  |
| A7   | VGA_ST        | 14            | RW  | Reserved  |
| A8-AA  | ACOM          | XX            | –   | Reserved  |
| <b>NOTE:</b> All other registers are factory-reserved. Please contact OmniVision Technologies for reference register settings. |               |               |     |   |

## Package Specifications

Refer to Figure 15 for package information on the OV9650FSL module.

Figure 15 OV9650FSL Package Specifications



## Mechanical Specifications

**Table 8 Mechanical Dimensions**

| Parameter       | Specification         | Comments           |
|-----------------|-----------------------|--------------------|
| Sensor          | 5.1 mm x 5.72 mm      | CMOS in housing    |
| Lens            | Glass/Plastic         |                    |
| Connection Type | 24 x 0.5 mm           | Flex cable         |
| Housing         | 8 mm x 8 mm x 7.22 mm | Excluding mushroom |

## Connector Information

The OV9650FSL uses a 24-pin, 0.5 mm pitch flex cable connector. [Table 9](#) shows a listing of some recommended connectors.

**Table 9 Recommended Connectors**

| Manufacturer | Part No.                                    | Description  |
|--------------|---|--|
| Molex        | 52437-2427 (Bulk)<br>52437-2491 (Tape reel) | 0.5 FPC connector, ZIF for SMT, R/A (bottom contact) |

## Optical Specifications

**Table 10 Lens Specifications**

| Parameter         | Specification   | Comments  |
|-------------------|-----------------|-----------|
| Lens Elements     | Plastic         | 3-element |
| Viewing Angle     | 55.74° diagonal |           |
| Focal Length      | 4.85 mm         |           |
| F Number          | 2.8             |           |
| Focus Range       | 40 cm → ∞       |           |
| Filter            | IR cut          | Included  |
| Mount Description | M7 x 0.35P      |           |
| TV Distortion     | <1%             |           |
| Focus Adjustment  | Fixed           | at 80 cm  |

## Handling Precautions

---

**WARNING: READ THIS FIRST!**

Prior to handling any OmniVision flex camera module, read the following precautions.

---

- DO NOT try to open the unit enclosure as there is no user-serviceable component inside.
- To prevent damage to the camera module by electrostatic discharge, handle the camera module ONLY after discharging ALL static electricity from yourself and ensuring a static-free environment for the camera module.
- DO NOT touch the top surface of the lens.
- DO NOT press down on the lens.
- DO NOT try to focus the lens.
- DO NOT put the camera module in a dusty environment.
- To reduce the risk of electrical shock and damage to the camera module, turn OFF the power before connect and disconnect the camera module.
- DO NOT bend the flex cable in a sharp angle.
- DO NOT twist the flex cable.
- DO NOT peel the flex cable when you install and uninstall the camera module.
- DO NOT drop the camera module more than 60 cm onto any hard surface.
- To prevent fire or shock hazard, DO NOT expose camera module to rain or moisture.
- DO NOT expose camera module to direct sunlight.
- DO NOT put camera module in a high temperature environment.
- DO NOT use liquid or aerosol cleaners to clean the lens.
- DO NOT make any changes or modifications to camera module.
- DO NOT subject camera module to strong electromagnetic field.
- DO NOT subject the camera module to excessive vibration or shock.



**Note:**

- *All information shown herein is current as of the revision and publication date. Please refer to the OmniVision web site (<http://www.ovt.com>) to obtain the current versions of all documentation.*
- *OmniVision Technologies, Inc. reserves the right to make changes to their products or to discontinue any product or service without further notice (It is advisable to obtain current product documentation prior to placing orders).*
- *Reproduction of information in OmniVision product documentation and specifications is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. In such cases, OmniVision is not responsible or liable for any information reproduced.*
- *This document is provided with no warranties whatsoever, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification or sample. Furthermore, OmniVision Technologies Inc. disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this document. No license, expressed or implied, by estoppels or otherwise, to any intellectual property rights is granted herein.*
- *'OmniVision', 'CameraChip' are trademarks of OmniVision Technologies, Inc. All other trade, product or service names referenced in this release may be trademarks or registered trademarks of their respective holders. Third-party brands, names, and trademarks are the property of their respective owners.*

***For further information, please feel free to contact OmniVision at [info@ovt.com](mailto:info@ovt.com).***

**OmniVision Technologies, Inc.  
1341 Orleans Drive  
Sunnyvale, CA USA  
(408) 542-3000**

Preliminary



## **REVISION CHANGE LIST**

**Document Title:** OV9650FSL Flex Module Datasheet

**Version:** 1.0

## **DESCRIPTION OF CHANGES**

- Initial Release.



## **REVISION CHANGE LIST**

**Document Title:** OV9650FSL Flex Module Datasheet

**Version:** 1.1

### **DESCRIPTION OF CHANGES**

The following changes were made to version 1.0:

- Changed pixel count from 1,270,096 to 1,310,720 (1280x1024) under Features on page 1.
- In Table 2 on page 3, changed Output Format specification from “1.3 MegaPixel (1280 x 1024 pixels)” to “SXGA (1280 x 1024 pixels)”



## REVISION CHANGE LIST

**Document Title:** OV9650FSL Flex Module Datasheet

**Version:** 1.2

### DESCRIPTION OF CHANGES

The following changes were made to version 1.1:

- In the Key Specifications table on page 1, changed the I/O Power Supply specification from “2.5V to 3.3V” to “2.5V to ( $V_{DD-A}+0.3V$ )”
- In Table 3 on page 4, changed Function/Description of pin 11 (DOVDD) from “Digital power supply ( $V_{DD-IO} = 2.5$  to  $3.3$  VDC) for I/O” to “Digital power supply for I/O ( $V_{DD-IO} = 2.5$  to ( $V_{DD-A}+0.3V$ ))”
- In Table 5 on page 5, changed Min parameter for DC supply voltage - I/O power ( $V_{DD-IO}$ ) from “2.25V” to “2.5V”
- In Table 5 on page 5, changed Max parameter for DC supply voltage - I/O power ( $V_{DD-IO}$ ) from “3.6V” to “ $V_{DD-A}+0.3V$ ”
- In Table 5 on page 5, for Standby Current ( $I_{DD-S-PWDN}$ ), added Max parameter “20 $\mu$ A”
- In Table 5 on page 5, changed table footnote a from “... $V_{DD-IO} = 3.0V$ ” to “... $V_{DD-IO} = 2.5V$ ”
- In Table 5 on page 5, changed table footnote b from “... $V_{DD-IO} = 3.0V$ ” to “... $V_{DD-IO} = 2.5V$ ”
- In Table 6 on page 6, changed AC Conditions from “... $V_{DD-IO} = 3.0V$ ” to “... $V_{DD-IO} = 2.5V$ ” and from “Output Loading: 25pF, 1.2K $\Omega$  to 3V” to “Output Loading: 25pF, 1.2K $\Omega$  to 2.5V”
- In Figures 6-12, added timing relationship between HSYNC and rising edge of VSYNC
- In Figure 9, defined  $t_{LINE} = 200 t_p$
- In Figure 12, defined  $t_{LINE} = 130 t_p$
- In Figure 12, corrected changed 5  $t_p$  to 7  $t_p$  in three places
- In Figure 3 on page 2, changed line under Note from “DOVDD is 2.5V to 3.3V sensor digital IO power” to “DOVDD is 2.5V to ( $AVDD + 0.3V$ ) sensor digital IO power”
- Replaced Table 7 with the register table in the most current OV9650 Datasheet (Table 5)



## DESCRIPTION OF CHANGES (CONTINUED)

- Updated Figure 15 on page 22 including the following dimension changes:
  - Module height changed from  $6.20 \pm 0.30$  to  $7.22 \pm 0.35$
  - In Section A-A, dimension  $5.48 \pm 0.22$  changed to 6.50
  - In Side View, deleted dimension 4.67
  - In Side View, deleted (Gold Fingers) callout
- Under Features on page 1, changed bulleted item “8mm x 8mm x 6.20mm module size, flex cable” to “8mm x 8mm x 7.22mm module size, flex cable”
- Under Ordering Information on page 1, changed Package description from “8mm x 8mm x 6.20mm Flex Cable” to “8mm x 8mm x 7.22mm Flex Cable”
- Under Key Specifications on page 1, changed Package Dimensions specification from “8mm x 8mm x 6.20mm” to “8mm x 8mm x 7.22mm”
- In Table 8 on page 23, changed Housing specification from “8 mm x 8 mm x 6.20 mm” to “8 mm x 8 mm x 7.22 mm”
- In Table 10 on page 23, changed Viewing Angle specification from “61.52° diagonal” to “55.74° diagonal”
- In Table 10 on page 23, changed Focal Length specification from “4.18” to “4.85”
- Under Key Specifications on page 1, changed Max. Exposure Interval specification from “1000 x  $t_{ROW}$ ” to “1050 x  $t_{ROW}$ ” as per current OV9650 Sensor Datasheet ver. 1.91
- Under Key Specifications on page 1, changed Dark Current specification from “30 mV/s” to “30 mV/s at 60°C” as per current OV9650 Sensor Datasheet ver. 1.91
- Under Functional Description, changed callout “XCLK” to “XVCLK1” in Figure 2 on page 3.



## **REVISION CHANGE LIST**

**Document Title:** OV9650FSL Flex Module Datasheet

**Version:** 1.3

### **DESCRIPTION OF CHANGES**

The following changes were made to version 1.2:

- In Figure 15 on page 22, replaced ME drawing.
- In Figure 1 on page 1, corrected the shape of the flex module shown in the pinout drawing