


# ECP5– Datacenter Secure Control Module (DC–SCM)



Sheet: Ethernet



File: ethernet.sch

Sheet: PCIe–connector



File: pcie–conn.sch

Sheet: RoT



File: rot.sch

Sheet: Edge\_connector



File: edge–connector.sch

Sheet: Interfaces




File: interfaces.sch

Sheet: DDR3




File: ddr3.sch

Sheet: Power\_supply



File: power–supply.sch

Sheet: FPGA power\_supply



File: fpga–power–supply.sch

Sheet: FPGA banks



File: fpga–banks.sch

Sheet: /

File: ecp5–dc–scm.sch

**Title: ECP5 – Datacenter Secure Control Module (DC–SCM)**


Size: A4


Date:


Rev: 1.0.0

KiCad E.D.A. kicad 5.1.5+dfsg1–2bpo10+1


Id: 1/10








Edge connector




JTAG




HPM SPI


reserved for future use (as of DC-SCI OPC specification)




USER LEDs




USB HOST



I3C voltage level translation




USB Client








MainSupply (5V 5A)



1V2 Supply




## Power sequencer




STEP1: VRs start and RoT boots (HPM\_STBY\_EN when both are done) S2B-  
STEP2: HPM starts its VRs and sets HPM\_STBY\_RDY when done  
STEP3: FPGA VCCINT (1.0V)  
STEP4: FPGA VCCAUX + DDR3 (1.8V, 1.35V)  
STEP5: FPGA VCCIO + DDR3 (3.3V, DDRVT1). HPM reset is de-asserted  
STEP6: HPM boots - TODO: decide which DC-SCI pin connected


Battery connector



## PWR\_LED Indicators



2V5 Supply



Sheet: /Power supply/  
File: power-supply.sch

**Title: ECP5 – Datacenter Secure Control Module (DC-SCM)**

Size: A3

Date:

Size: AS	Date:
KiCad E.D.A.	kicad 5.1.5+dfsg1-2bpo10+1

Rev: 1.0.0

Id: 8/10



Power supply

