Multiplier

Multiplier implements multiplication operation.


The generic map list is presented in the following table.

| name | type | value | description | |
|----------------|---------|-------|---|--|
| g_data_width | natural | 64 | Base precision of the system. | |
| g_addr_width | natural | 9 | The width of the address for the limbs (in this case 2^9 = 512 limbs, each g_data_width=64 wide, this gives 32768 bits = 1 BRAM in 7 series Xilinx products). | |
| g_ctrl_width | natural | 8 | Control communication line width. | |
| g_select_width | natural | 5 | Width of the signal to select the physical address (e.g. 18 physical registers requires 5 bits to multiplex the signal). | |
| g_id | natural | 15 | Id of the module (has to be coded in no more than 6 bits). | |

The port list is presented in the following table.

| group | name | size | direction | description |
|---------|-----------------|--------------------------------------|-----------|--|
| general | pi_clk | 1 | in | Clock |
| | pi_rst | 1 | in | Reset |
| control | pi_ctrl_ch_A | g_ctrl_data | in | Control communication line - selects source operand A |
| | pi_ctrl_ch_B | g_ctrl_data | in | Control communication line - selects source operand B |
| | pi_ctrl_valid_n | 1 | in | Valid signal (active low) for control data to indicate the header of the control communication stream; one signal for both control lines (A and B) |
| data | pi_data | g_data_width * num_of_phys_registers | in | All registers feed data to this bus. The adder contains two multiplexers to select (based on the control lines) data A and data B. |
| | pi_data_wr_en | 1 | in | Valid data (active high) for both operands simulatneously. |
| | pi_data_last | 1 | in | Last limb of the larger operand. |
| | pi_data_cycle | 1 | in | Signal for loading the address counter values. |
| | po_data | g_data_width | out | Result data. |
| | po_data_wr_en | 1 | out | Valid data (active high) for result. |
| | po_data_last | 1 | out | Last limb of the result. |
| | po_data_zero | 1 | out | Flag indicating all zeros for po_data. |

The block diagram of the multiplier is presented in the figure below.



Each block is described in their own sections:

Example of waveform of multiplication (0x12 34 56 and 0xAB CD) on the top module level is presented in the following figure.

