





MemPool Overview



Matheus Cavalcante & Samuel Riedel 24.08.2022 2




MemPool Overview

- 256 RV32IMAXpulpimg Snitch cores
 - Distributed across 4 groups of 16 tiles each
 - 4 cores per tile
- 1 MiB of L1 SRAM memory
 - Accessible in 5 cycles
- Hierarchical AXI interconnect and cache hierarchy for instructions


Matheus Cavalcante & Samuel Riedel 24.08.2022 3

MemPool Scaling






DMA Benchmarking






Instruction Energy





Power Breakdown





Systolic MemPool

- Cleaning up software queues implementation: Done
 - Improved parametrization
- Merging the Queue push/pop adapter: Done
 - Will be merged as a separate unit that can be instantiated for the systolic MemPool
- Work in progress:
 - Cleaning up the 2D convolution: Done
 - Benchmarking in progress

