

MemPool meets Systolic

Samuel Riedel
Matheus Cavalcante
Prof. Luca Benini



DMA

- All DMA modules are implemented and tested
- Writing is in progress
- Backend is running
 - We are fighting a timing loop
 - Depends on the backend settings

