

MicroZed SOM

Avnet Engineering Services

www.microzed.org**Sheet Name**

01 - Avnet Lead Sheet

02 - Block Diagram

03 - DDR3

04 - QSPI FLASH, MicroSD

05 - ETHERNET, USB

06 - BANKS 34 and 35

07 - BANK 0, BANK13, JTAG

08 - MICROHEADERS

09 - FPGA POWER

10 - POWER, RESET

11 - Back Page



MicroZed SOM

3/22/2017

2:43:00 PM


Copyright 2017, Avnet, Inc. All Rights Reserved.

This material may not be reproduced, distributed, republished, displayed, posted, transmitted or copied in any form or by any means without the prior written permission of Avnet, Inc. AVNET and the AV logo are registered trademarks of Avnet, Inc. All trademarks and trade names are the properties of their respective owners and Avnet, Inc. disclaims any proprietary interest or right in trademarks, service marks and trade names other than its own.

Avnet is not responsible for typographical or other errors or omissions or for direct, indirect, incidental or consequential damages related to this material or resulting from its use. Avnet makes no warranty or representation respecting this material, which is provided on an "AS IS" basis. AVNET HEREBY DISCLAIMS ALL WARRANTIES OR LIABILITY OF ANY KIND WITH RESPECT THERETO, INCLUDING, WITHOUT LIMITATION, REPRESENTATIONS REGARDING ACCURACY AND COMPLETENESS, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, SUITABILITY OR FITNESS FOR A PARTICULAR PURPOSE, TITLE AND/OR NON-INFRINGEMENT. This material is not designed, intended or authorized for use in medical, life support, life sustaining or nuclear applications or applications in which the failure of the product could result in personal injury, death or property damage. Any party using or selling products for use in any such applications do so at their sole risk and agree that Avnet is not liable, in whole or in part, for any claim or damage arising from such use, and agree to fully indemnify, defend and hold harmless Avnet from and against any and all claims, damages, loss, cost, expense or liability arising out of or in connection with the use or performance of products in such applications.

Avnet Engineering Services			
Project Name:	PCB Rev:	BOM:	Variant:
MicroZed SOM	G	04	02
Doc Num:	Date:	Time:	
Z7MB-7Z0X0-SCH-G	3/22/2017	2:43:00 PM	
Sheet Title:	Size:	Sheet:	
01 - Avnet Lead Sheet_B.SchDoc	B	1	of 11

A



BANK 502

PS_DDR_DQ0_502
PS_DDR_DQ1_502
PS_DDR_DQ2_502
PS_DDR_DQ3_502
PS_DDR_DQ4_502
PS_DDR_DQ5_502
PS_DDR_DQ6_502
PS_DDR_DQ7_502
PS_DDR_DQ8_502
PS_DDR_DQ9_502
PS_DDR_DQ10_502
PS_DDR_DQ11_502
PS_DDR_DQ12_502
PS_DDR_DQ13_502
PS_DDR_DQ14_502
PS_DDR_DQ15_502
PS_DDR_DQ16_502
PS_DDR_DQ17_502
PS_DDR_DQ18_502
PS_DDR_DQ19_502
PS_DDR_DQ20_502
PS_DDR_DQ21_502
PS_DDR_DQ22_502
PS_DDR_DQ23_502
PS_DDR_DQ24_502
PS_DDR_DQ25_502
PS_DDR_DQ26_502
PS_DDR_DQ27_502
PS_DDR_DQ28_502
PS_DDR_DQ29_502
PS_DDR_DQ30_502
PS_DDR_DQ31_502

PS_DDR_A0_502
PS_DDR_A1_502
PS_DDR_A2_502
PS_DDR_A3_502
PS_DDR_A4_502
PS_DDR_A5_502
PS_DDR_A6_502
PS_DDR_A7_502
PS_DDR_A8_502
PS_DDR_A9_502
PS_DDR_A10_502
PS_DDR_A11_502
PS_DDR_A12_502
PS_DDR_A13_502
PS_DDR_A14_502

PS_DDR_DOS_P_502
PS_DDR_DOS_N_502

PS_DDR_DOS_P1_502
PS_DDR_DOS_N1_502

PS_DDR_DOS_P2_502
PS_DDR_DOS_N2_502

PS_DDR_DOS_P3_502
PS_DDR_DOS_N3_502

PS_DDR_CK_P_502
PS_DDR_CK_N_502


PS_DDR_BA0_502
PS_DDR_BA1_502
PS_DDR_BA2_502

PS_DDR_DM0_502
PS_DDR_DM1_502
PS_DDR_DM2_502
PS_DDR_DM3_502

PS_DDR_CS_B_502
PS_DDR_WE_B_502
PS_DDR_CAS_B_502
PS_DDR_RAS_B_502
PS_DDR_CKE_B_502
PS_DDR_ODT_B_502

PS_DDR_DRST_B_502


PS_DDR_VRP_502
PS_DDR_VRN_502





Layout Note:
Use Fly-by routing and termination for DDR3 control signals.
Resistors should be placed past the last memory IC & as close to the device as possible.



Layout Note:
DDR3 trace lengths must include
Zynq package flight times.
See UG933 and Layout
Guidelines.

Layout Note:
DDR3 target trace impedances are
as follows:
Single Ended Signals = 40 ohms
Differential Signals = 80 ohms



Default: Pins 2 - 3, 4.7K ohm resistor.
NOTE:
RESET# requires a 4.7K pull down resistor. Please refer to the latest Xilinx UG933 for further information.





A

A

B



B

C



C

D


D






Boot Mode Select





Boot Mode:	JT1:	JT2:	JT3:
Cascade JTAG	1 - 2 (low)	1 - 2 (low)	1 - 2 (low)
Ind. JTAG	2 - 3 (high)	2 - 3 (high)	2 - 3 (high)
QSPI	x	1 - 2 (low)	2 - 3 (high)
SD Card	1 - 2 (low)	2 - 3 (high)	2 - 3 (high)


























A





A







B



D





Revision Notes:

Revision C Changes:
 1) Add Silkscreen Logos - CE, RoHS and Copper Part Number on board
 2) Reduce R34, 35, (40), 42 from 100K to 1K
 3) Add pulldown resistors to R34, 35, (40), 42 - Value 2.2K - 5.00K
 4) Fuse (PTC) recommendation note for R50, 12V input

5) Connect: U8.6 to U20.2
 6) Connect: U3.16 to U8.3
 7) Connect: JX2.10 to U15.4

8) Change 4.75K resistors to 4.99K
 9) Added rubber feet to BOM

10) Add staple point vias for J2 USB connector.

Revision D Changes (no production):
 1) Attached JX2.10 to U15.4

Revision E Changes (no production):
 1) Replaced U1 from MAX13035EEETE+ to TI TXS02612ZQSR part.
 2) Added Sheet 11.
 3) Moved mechanical information to back page.

Revision F Changes:
 1) Changed USB UART default power to bus power. Attach VBUS power net to U2.7 REGIN pin. Disconnect Vdd pin from +3.3V.
 2) Added Ethernet LED drive buffer circuit to reduce 3.3V PHY backfeed.

3) Added: D10, D11, JT7, R97, R98 to allow user to configure USB Bus or Self power mode.
 4) Removed two fansink mounting holes. Removed ground attribute to mounting holes (in layout files).

5) Added D12 PolyZen (PTC+Zen) USB UART protection component as configurable option.
 6) Added R99 0 ohm resistor for D12 bypass (default).

7) Added C221 2.2uF capacitor for USB transient and flyback voltage protection.

8) Revised notes (above).

9) 28 Jan 14: Updated USB OTG configuration notes.

10) Updated JT6 note.

Revision G Changes:
 1) Changed U13 VTT termination regulator pin 2 from 1.8V to 3.3V due to regulator back-feed.
 2) Add Ethernet reset circuit to ensure a 10mS reset delay while board powers up.

3) Increase R71 to 4.99K

4) Added DFT/DFM hooks per CM recommendations.

5) Connect CP2104_VIO to VDD, named net Viousb and added TX/RX translators.

6) Add R111, R112 and connect RST to Viousb.

7) Add DNP R112 to PG_MODULE net for USB RESET_N.

8) Added JT to Ethernet PHY to allow address change.

9) Added 10uF cap to ETH AVDD18

10) Changed R35 to from 1.0K to 1.5K.

11) Changed Net 1.5V to VCCO_DDR3

12) Changed Net DDR3_0v75 to DDR3_VTT

Assembly:

Label1
 BD-XXXX-XXXXX-G
 Label, Product



Label2
 XXXXXXXX
 Label, Serial Number



ESD1
 Label_ESD1
 Label, ESD

Mechanicals:

PCB Mounting Holes



Fansink Mounting Holes



MTG4
 0
 Mounting Hole, 100mil

MTG3
 0
 Mounting Hole, 100mil

Avnet Engineering Services			
Project Name:	PCB Rev:	BOM:	Variant:
MicroZed SOM	G	04	02
Doc Num:	Date:	Time:	
Z7MB-7Z0X0-SCH-G	3/22/2017	2:43:04 PM	
Sheet Title:	Size:	Sheet:	
11 - Back Page.SchDoc	B	11	of 11