

## Instruction Scheduling of the PE Array

4 Nov. 2020

Below is an idea of **Iterative Modulo Scheduling** which is very efficient on hardware.

Cycle	PE_0	PE_1	PE_2	PE_K	PE_K+1	PE255
32	$X_0^T, Y_0^T$					
32	<b>MULT</b>	$X_1^T, Y_0^T$				
160	<b>FFT_32</b>	<b>MULT</b>	$X_2^T, Y_0^T$			
16	<b>Output</b>	<b>FFT_32</b>	<b>MULT</b>	.....		
32	$X_0^T, Y_1^T$	<b>Output</b>	<b>FFT_32</b>		.....	
32	<b>MULT</b>	$X_1^T, Y_1^T$	<b>Output</b>			$X_{255}^T, Y_0^T$
160	<b>FFT_32</b>	<b>MULT</b>	$X_2^T, Y_1^T$			<b>MULT</b>
16	<b>Output</b>	<b>FFT_32</b>	<b>MULT</b>	.....		<b>FFT_32</b>
	.....	<b>Output</b>	<b>FFT_32</b>		.....	<b>Output</b>
		.....	<b>Output</b>			$X_{255}^T, Y_1^T$
			.....			<b>MULT</b>
				.....		<b>FFT_32</b>
					.....	<b>Output</b>
						.....
	$X_0'^T, Y_0'^T$					
		$X_1'^T, Y_0'^T$				

Latency =  $32 * 255 + (32 + 32 + 160 + 16) * 256$  cycles = 69600 cycles = **0.139 ms** (@500MHz)

Throughput =  $1 / \Pi = 1 / ((32 + 32 + 160 + 16) * 256 * 2\text{ns}) = \mathbf{8138 \text{ signals/s}}$

(The state-of-the-art full SCD implementation on Tesla K40 GPU is 1282 signals/s)

Proposed PE array consumes 1,024 DSPs and 512 BRAMs (1 PE uses 4 DSPs and 2 BRAMs).

Available resources on Xilinx RFSoc (ZCU111) platform:

LUT	FF	BRAM	DSP	URAM
425,280	850,560	1,080 (36Kb)	4,272	80 (288Kb)