## **SCD Instruction Scheduling**

25 Feb. 2021

**Pipelined instruction scheduling** to calculate half of the **alpha profile**:

Cycle	PE_0	PE_1	PE_2	PE_3	PE_K	PE_126	PE_127
32	$X_0^T, Y_0^T$						
32	MULT	$X_1^T, Y_1^T$					
160	FFT	MULT	$X_2^T, Y_2^T$				
16	Abs	FFT	MULT	$X_3^T, Y_3^T$			
16	Max	Abs	FFT	MULT			
8	TX	Max	Abs	FFT			
32	$X_0^T, Y_1^T$	TX	Max	Abs		$X_{126}^T, Y_{126}^T$	
32	MULT	$X_1^T, Y_2^T$	TX	Max		MULT	
160	FFT	MULT	$X_2^T, Y_3^T$	TX		FFT	
16	Abs	FFT	MULT	$X_3^T, Y_4^T$		Abs	
16	Max	Abs	FFT	MULT		Max	
8	TX	Max	Abs	FFT		TX	
32	$X_0^T, Y_2^T$	TX	Max	Abs		$X_{126}^T, Y_{127}^T$	
		$X_1^T, Y_3^T$	TX	Max		MULT	$X_{127}^T, Y_{127}^T$
			$X_2^T$ , $Y_4^T$	TX		FFT	MULT
				$X_3^T, Y_5^T$		Abs	FFT
						Max	Abs
						TX	Max
						$X_{126}^T, Y_{128}^T$	alpha_127
						MULT	
						FFT	
			$X_2^T, Y_{255}^T$			Abs	
		$X_1^T, Y_{255}^T$	MULT			Max	
32	$X_0^T, Y_{255}^T$	MULT	FFT_32			alpha_126	
32	MULT	FFT_32	Abs				
160	FFT_32	Abs	Max				
16	Abs	Max	alpha_2				
16	Max	alpha_1					
8	alpha_0						
32	$X_0^T, Y_0^T$						
32	MULT	$X_1^T, Y_1^T$					

(X, Y are the input signals of size 256\*32, streaming into the PE array. alphas are the outputs of size 8\*128, which are streaming out of the PE array after processing.)

latency = latency of PE\_0

- = latency of iteration 1-256
- = (32 + 32 + 160 + 16 + 16 + 8) \* 256
- = 67,584 cycles
- = 135.2 us (Fmax = 500MHz, Tmin = 2ns) = 123 us (Fmax = 550MHz, Tmin = 1.82ns)

Throughput = 1/135.2\*1000000 = 7,398 signals/sec or 1/123\*1000000 = 8130 signals/sec

**SIMD instruction scheduling** to generate half of the SCD matrix:

	detion senedan				1	T _				
Cycle	PE_0	PE_1	PE_2	PE_K	PE_K+1	PE127				
32	$X_0^T$ , $Y_0^T$									
32		$X_1^T$ , $Y_0^T$								
32			$X_2^T$ , $Y_0^T$							
32										
32										
32						$X_{127}^T Y_0^T$				
32	MULT									
160	FFT									
16	Abs									
16*128 = 2048	Abs[0][0]	Abs[1][0]	Abs[2][0]							
					•••••	Abs[127][0]				
32	$X_0^T Y_1^T$	$X_1^T Y_1^T$	$X_2^T Y_1^T$	•••••	••••	Abs[127][0] $X_{127}^T Y_1^T$				
32	MULT									
160			FFT	-						
16			Abs	5						
16*128 = 2048	Abs[0][1]	Abs[1][1]	Abs[2][1]			Abs[127][1]				
32	$X_0^T Y_{127}^T$	$X_1^T Y_{127}^T$	$X_{2}^{T} Y_{127}^{T}$			$X_{127}^T Y_{127}^T$				
32	MULT									
160			FFT :							
16	Abs									
16*128 = 2048	Abs[0][127]	Abs[1][127]	Abs[2][127]			Abs[127][127]				
32	$X^{\prime T}_{0}$ , $Y^{\prime T}_{0}$									
32	<u> </u>	$X_1^T, Y_0^T$								
J2		$A_1, I_0$		L		1				

No. of latency = load latency + (compute latency + output latency + shift latency)\*128 = 32 \* 128 + (32 + 16\*128 + 32) \* 128 = 274,432 cycles = 548.9 us (Fmax = 500MHz, Tmin = 2ns)

Throughput = 1 / 548.9 \* 1000000 = 1,822 signals/sec