Raisin64 Documentation

Release 0.1

Christopher Parish

CONTENTS


1	Raisi	in64 CPU	3
	1.1	Overview	3
	1.2	Pipeline Stages	3
		1.2.1 Fetch Unit	3
		1.2.2 Decode Unit	3
		1.2.3 Register File	3
		1.2.4 Schedule Unit	3
		1.2.5 Execution Units	3
		1.2.5.1 Integer Unit	3
		1.2.5.2 Advanced Integer Unit	3
		1.2.5.3 Branch Unit	3
		1.2.5.4 Memory Unit	3
		1.2.6 Commit Unit	3
	1.3	Debug Unit	3
	1.4	Proposed Extensions	3
		1.4.1 MMU	4
		1.4.2 Interrupt Unit	4
		1.4.3 Caches	4
		1.4.4 References	(
2	Code	e Snippets and Software	7
	0.4		-
	2.1	Switch to LED	
	2.1 2.2	Switch to LED	8
3		VGA Demo Program	13
3	2.2	VGA Demo Program	
3	2.2 Tools	VGA Demo Program	13
3	2.2 Tools	VGA Demo Program	13
3	2.2 Tools	VGA Demo Program	13 13 14
3	2.2 Tools 3.1	VGA Demo Program S Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging	13 13 14 14
3	2.2 Tools 3.1	VGA Demo Program Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging 3.2.1 Getting OpenOCD	13 13 14 14
	2.2 Tools 3.1	VGA Demo Program S Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging 3.2.1 Getting OpenOCD SS 4 DDR Reference Implementation	13 13 14 14 14 15
	2.2 Tools 3.1 3.2 Nexy	VGA Demo Program S Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging 3.2.1 Getting OpenOCD SS 4 DDR Reference Implementation SoC Peripherals	13 13 14 14 15 17
	2.2 Tools 3.1 3.2 Nexy 4.1	VGA Demo Program S Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging 3.2.1 Getting OpenOCD SS 4 DDR Reference Implementation SoC Peripherals Required Hardware	13 13 14 14 15 15
	2.2 Tools 3.1 3.2 Nexy 4.1 4.2 4.3	VGA Demo Program S Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging 3.2.1 Getting OpenOCD VS 4 DDR Reference Implementation SoC Peripherals Required Hardware Synthesizing the Core	13 14 14 14 15 15 18
4	2.2 Tools 3.1 3.2 Nexy 4.1 4.2 4.3	Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging 3.2.1 Getting OpenOCD 75 4 DDR Reference Implementation SoC Peripherals Required Hardware Synthesizing the Core	13 14 14 14 15 15 18
4	2.2 Tools 3.1 3.2 Nexy 4.1 4.2 4.3 Refer	Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging 3.2.1 Getting OpenOCD 75 4 DDR Reference Implementation SoC Peripherals Required Hardware Synthesizing the Core rence Index Raisin64 Instruction Set	13 14 14 14 15 15 18 18

5.1.3	16-bit f	ormats
	5.1.3.1	16R - 16-bit Register Format
	5.1.3.2	16I - 16-bit Immediate Format
	5.1.3.3	16-bit OpCode Table
5.1.4	32/64-b	it Formats
	5.1.4.1	32R - 32-bit Register Format
	5.1.4.2	32I - 32-bit Immediate Format
	5.1.4.3	64S - 64-bit Standard Format
	5.1.4.4	64J - 64-bit Jump Format
	5.1.4.5	32 and 64-bit Unit/Op Table
5.1.5	Instruct	ions
	5.1.5.1	ADD - Integer Add
	5.1.5.2	ADDI - Integer Add Immediate
	5.1.5.3	AND - Bitwise AND
	5.1.5.4	ANDI - Bitwise AND Immediate
	5.1.5.5	BEQ - Branch if Equal
	5.1.5.6	BEQAL - Branch if Equal And Link
	5.1.5.7	DIV - Integer Divide
	5.1.5.8	DIVU - Unsigned Integer Divide
	5.1.5.9	F* - FPU Call
	5.1.5.10	J - Jump
	5.1.5.11	JAL - Jump and Link
		JALI - Jump and Link Immediate
	5.1.5.13	JI - Jump Immediate
		L16 - Load 16-bit
		L16S - Load 16-bit Sign-Extend
		L32 - Load 32-bit
		L32S - Load 32-bit Sign-Extend
		L8 - Load 8-bit
		L8S - Load 8-bit Sign-Extend
		LUI - Load Upper Immediate
		LW - Load 64-bit Word
		MUL - Integer Multiply
		MULU - Unsigned Integer Multiply
		NOR - Bitwise NOR
		NORI - Bitwise NOR Immediate
		OR - Bitwise OR
		ORI - Bitwise OR Immediate
	5.1.5.28	S16 - Store 16-bit
	5.1.5.29	S32 - Store 32-bit
		S8 - Store 8-bit
	5.1.5.31	SGT - Set 1 if Greater Than
	5.1.5.32	
	5.1.5.33	
	5.1.5.34	SGTU - Set 1 if Greater Than Unsigned
	5.1.5.35	SLL - Shift Left Logical
	5.1.5.36	SLLI - Shift Left Logical Immediate
	5.1.5.37	
	5.1.5.38	
	5.1.5.39	e
	5.1.5.40	
	5.1.5.41	SRA - Shift Right Arithmetic
	5.1.5.42	SRAI - Shift Right Arithmetic Immediate
	5.1.5.43	SRL - Shift Right Logical

	5.1	.5.44 SRLI - Shift Right Logical Immediate	69
	5.1	.5.45 SUB - Integer Subtract	70
	5.1	.5.46 SUBI - Integer Subtract Immediate	71
			72
	5.1	.5.48 SYSCALL - System Call	73
		.5.49 XOR - Bitwise XOR	74
	5.1	.5.50 XORI - Bitwise XOR Immediate	75
	5.2 Verilog M	odule Index	76
			76
	5.2.2 de	e_canonicalize.v	77
	5.2.3 de	e_isa_def.vh	78
	5.2.4 ex	x_advint.v	78
	5.2.5 ex	x_alu.v	80
	5.2.6 R	aisin64.v	84
	5.2.7 rf	_reg.v	87
6	Footnotes		89

Raisin64 (*RISC Architecture with In-order Superscalar INterlocked-pipeline*) is a pure 64-bit CPU design created as part of an educational project. Inspired by the architecture of the MIPS R10000 and POWER3, Raisin64 employs multiple specialized pipelines for integer operations, branching, load/store, etc presently using a simplified issue system appropriate for the scope of a semester-long project.

Unlike most superscalar designs, Raisin64 does not re-order instructions or use register renaming¹ but instead provides a larger architectural register file of 63x64-bit registers.



Major features of the Raisin64 include:

Bits 64-bit

Instructions 50 Opcodes (with 16, 32, and 64-bit formats)

Design RISC (Harvard Architecture²)

Type Register-Register

Branching Compare and Branch

Endianness Big

Registers 63 (R0 = 0)

CONTENTS 1

¹ Raisin64 will issue instructions out-of-order assuming subsequent instructions are dependancy-free and the appropriate execution unit is available.

² Split-Cache Modified Harvard when proposed caches and MMU are introduced.

2 CONTENTS

CHAPTER

ONE

RAISIN64 CPU

1.1 Overview

The Raisin64 CPU

1.2 Pipeline Stages

- 1.2.1 Fetch Unit
- 1.2.2 Decode Unit
- 1.2.3 Register File
- 1.2.4 Schedule Unit
- 1.2.5 Execution Units
- 1.2.5.1 Integer Unit
- 1.2.5.2 Advanced Integer Unit
- 1.2.5.3 Branch Unit
- 1.2.5.4 Memory Unit
- 1.2.6 Commit Unit

1.3 Debug Unit

1.4 Proposed Extensions

Future Work

While out-of-scope for the present period of the project, some initial development was done on *Caches*, an *MMU*, and *Interrupt Unit*, primarily to ensure that they can be integrated into the design without significant modification to the processing pipeline.

These extensions will make the processor capable of running a general purpose operating system (such as Linux) without resorting to software emulation of customarily present hardware.

1.4.1 MMU

Nearly all general purpose operating systems depend on a Memory Management Unit to provide the virtual addressing used by userspace processes¹². The MMU presents each process with an illusory linear address space potentially overlapping with many other processes. Along with the Translation Lookaside Buffer, an MMU critically allows processes to be placed at arbitrary physical addresses (wherever the RAM happens to be free), with pages of that physical memory mapped at whatever virtual addresses the process expects.

In the Raisin64, the MMU also acts as the first point where the instruction and data caches have a unified window into physical memory, making the processor a split-cache Harvard architecture. Beyond the page tables which are conventionally placed in main memory, the MMU control registers will be present in the machine's memory-map and be accessible in a kernel-mode un-mapped region (that is, the memory addresses used to access the registers will never be mapped by the MMU and will always be passed through without translation).

Proposed MMU Specs:

Page Size 16KB Fixed

VA Width 47-Bits sign-extended

Page Table Three Level (3x 11-bit entries and 15-bit offset)

The virtual addressing scheme takes inspiration from several modern processor designs as a way to constrain the number of legal virtual addresses while not inhibiting the physical address space available to the MMU. While the virtual addresses are 64-bits, bits 63:47 must be sign-extended (i.e. replicated) from bit 46. This breaks the address space into several proposed regions:

Address	Purpose
0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	Kernel-Mode Mapped
0xFFFFBFFF_FFFFFFFF - 0xFFFF8000_00000000	Kernel-Mode Unmapped
0xFFFF7FFF_FFFFFFF - 0x00008000_00000000	Invalid
0x00007FFF_FFFFFFF - 0x00000000_00000000	User-Mode Mapped

The following figure from ARM on the MIPS processor's memory map conveys the general principle of using the kernel-mode unmapped segment to allow access to IO registers (MMU configuration included) which are present at a fixed physical address:

1.4.2 Interrupt Unit

An Interrupt/Exception unit will be necessary to properly implement virtual memory. Attempting to access an unmapped, evicted, or privilaged page from a userspace process should cause the operating system to take over and mitigate the situation (either by loading the page or terminating the process).

The Raisin64's processing pipeline will need some modifications to the *Commit Unit* although first steps have already been taken to add a mechanism allowing register and memory writes to be deferred and re-ordered. This can be expanded with program counter tracking information to ensure that the precise location of an interrupt can be recovered and the processor did not commit the pending results of an issued instruction later in the (now aborted) instruction stream.

¹ https://www.kernel.org/doc/Documentation/nommu-mmap.txt

² https://wiki.netbsd.org/projects/project/mmu-less/

³ http://infocenter.arm.com/help/topic/com.arm.doc.dai0235c/index.html#arm_toc13




Fig. 1: From ARM AN235 Section 3.43

1.4.3 Caches

Relatively simple compared to the MMU or Interrupt Unit, caches will likely have the largest impact on performance of the processor. As the processing pipeline uses a Harvard architecture, the first level of caching is made up of a separate Instruction and Data cache. Each will sit on their respective data ports and provide a small number of highly/fully associative entries that are virtually indexed and virtually tagged.

This scheme will necessitate the flushing of the cache on a context switch, but as the only known implementations of the Raisin64 are on FPGAs (without the benefit of hardware content-addressable memory), the caches need to be small regardless and flushing their content on a context-switch will affect only a small number of entries.

Proposed Cache Specs:

- L1 Cache Split Instruction/Data
- L1 Data Small N-Way/Fully Associative
- L1 Instruction Small N-Way/Fully Associative
- L1 Tag Scheme Virtually Indexed, Virtually Tagged
- **L2 Cache** Large Unified 2-Way Set Associative
- L2 Tag Scheme Physically Indexed, Physically Tagged

While a second level cache between the MMU and main memory may be advantageous, the (comparatively) slow clock rates available from an FPGA but with full speed hardware-accelerated RAM access may eliminate any benefit of another cache.

1.4.4 References

CODE SNIPPETS AND SOFTWARE

Each instruction page contains an example of how to use that specific opcode which will not be repeated here. Instead, a few simple programs will pre presented that work with the *Nexys 4 DDR Reference Implementation* demonstrating aspects of the ISA or use of the hardware.

While having a completely different opcode format and compact instruction support, the Raisin64 drew inspiration from MIPS for it's instruction set and mnemonics. As a result, several programs I created for a previous academic MIPS design were easily ported to the Raisin64.

2.1 Switch to LED


The Switch to LED program is the simplest proof of life for the Nexys 4 DDR board, reading the present position of the switches, and mirroring them onto the array of LEDs located immediately above them.

```
.set SW_LADR, 0x00008000
.set LED_LADR, 0x00004000


.text
#Load the sign-extended upper portion of the IO space in R1
lui $r1, 0xFFFFC000

sw_loop:
ori $r2, $r1, SW_LADR #Load the switch address in R2
lw $r3, ($r2)  #and read into R3
ori $r2, $r1, LED_LADR #Now load LED address into R2
sw $r3, ($r2)  #And store R3 into *R2
ji sw_loop  #Repeat

add $r0, $r0, $r0  #NOP (not a delay slot) TODO Fix for assembler frag_
→ misalignment
```



From a simulation of the external hardware, the LED port can be seen tracking the SW (switch) port soon after it changes. This can be run on the real hardware with the same result:



2.2 VGA Demo Program

As a non-trivial test of the processor, a demo program was created exercising the VGA subsystem of the Nexys 4 DDR board located at 0xFFFFC000_0004xxxx on the data memory bus. In addition to the switch to LED functionality

above, it draws a hello world string and continuously iterates through the character set and color options on the lower half of the display.

The assembly demonstrates the use of a stack, as well as useful GNU assembler tools like defines, macros, data labels, alignment, etc. Also available at: https://github.com/ChrisPVille/raisin64-nexys4ddr/blob/master/software/demo.S


```
#-----
   #Macros and defines to make life easier
4
   .set IO_HADR,
                 0xFFFFC000
                 0x00008000
5
   .set SW_LADR,
   .set LED_LADR, 0x00004000
   .set VGA_LADR, 0x00040000
   .set COLOR_W, 0xF
   .set COLOR_R, 0xC
10
   .set COLOR_G, 0xA
11
   .set COLOR B, 0x9
12
   .set COLOR_Y, 0xE
13
14
15
   .set COL, 240
16
   .set ROW, 68
17
   #Loads the character and calls printChar (increments R16; R18 needs to be set)
18
   .macro printCharImm char
19
       addi $r17, $zero, \char
20
       jali printChar
21
       addi $r16, $r16, 1
   .endm
23
24
   .macro friendly_print col, row, attrib_byte, str_ptr
25
       addi $r16, $zero, \col
26
       addi $r17, $zero, \row
27
       addi $r18, $zero, \attrib_byte
28
       addi $r19, $zero, \str_ptr
29
       jali printStr
30
   .endm
31
32
   .macro fn_enter
33
       addi $sp, $sp, -8 #Allocate 1 word on the stack
34
             $1r, ($sp) #Store the current 1r on the stack
   .endm
37
   .macro fn exit
38
          $1r, ($sp) #Restore the original lr
39
       addi $sp, $sp, 8 #Free the stack space we used
40
            $1r #Return
41
   .endm
43
44
   #Data segment (for the data RAM)
45
   .data
46
47
   #Stack space (grows down towards zero)
48
   stack: .space 8 * 8
   stack_init_head:
50
51
   #String storage
52
```

```
hello_str: .asciz "Hello, World!"
53
   greet_str: .asciz "Greetings from "
54
55
   .align 9 #Fill 512
56
57
58
   #Text segment (for the instruction ROM/RAM)
59
   .text
60
61
62
   reset:
63
        #Setup the stack
       addi $sp, $zero, stack_init_head
        #Load the sign-extended upper portion of the IO space in R1
66
       lui $r1, IO HADR
67
       ori $r2, $zero, 0xFFFF
68
       ori $r3, $r1, LED_LADR #Now load LED address into R3
69
            $r2, ($r3)
                                   #And store R2 into *R3
70
71
        #Clear the display
72
        jali clearDisp
73
74
        #Write the plain strings
75
        friendly_print 115 20 0x0f hello_str
76
        friendly_print 110 21 0x0f greet_str
78
        #Write the colorful Raisin64
79
       addi $r16, $zero, (21*COL)+125 #Row 21, Col 125
80
       addi $r18, $zero, COLOR_B
81
       printCharImm 'R'
82
83
       addi $r18, $zero, COLOR_G
84
       printCharImm 'a'
       addi $r18, $zero, COLOR_Y
85
       printCharImm 'i'
86
       addi $r18, $zero, COLOR_R
87
       printCharImm 's'
88
89
       addi $r18, $zero, COLOR_B
       printCharImm 'i'
       addi $r18, $zero, COLOR_G
       printCharImm 'n'
92
       addi $r18, $zero, COLOR Y
93
       printCharImm '6'
94
       addi $r18, $zero, COLOR_R
95
       printCharImm '4'
97
        jali reset_finloop
98
        addi $r5, $zero, COL*ROW #Final character
99
   fin_loop:
100
            $r4, $r1, SW_LADR
                                   #Load the switch address in R4
101
       ori
              $r3, ($r4)
                                   #and read into R3
102
        lw
            $r4, $r1, LED_LADR #Now load LED address into R4
103
       ori
              $r3, ($r4)
                                   #And store R3 into *R4
104
        jali printChar
105
       addi $r17, $r17, 1
106
       addi $r18, $r18, 3
107
       addi $r16, $r16, 1
108
       beqal $r16, $r5, reset_finloop
```

```
jί
               fin_loop
                                      #Repeat
110
   reset finloop:
111
        addi $r16, $zero, COL*40 #Start at row 40
112
              $1r
113
114
    #Clears display
115
   clearDisp:
116
        fn_enter
117
        addi $r16, $zero, ROW*COL
118
        add $r17, $zero, $zero
119
        add $r18, $zero, $zero
120
    clearDisp_loop:
121
122
        beq $r16, $zero, clearDisp_done
        jali printChar
123
        subi $r16, $r16, 1
124
        ji
           clearDisp_loop
125
   clearDisp_done:
126
        fn_exit
127
128
    #Print ASCII string
129
    # R16: Col
130
   # R17: Row
131
   # R18: Attribute
132
   # R19: ASCII String (reference)
133
   printStr:
134
135
        fn_enter
        addi $r4, $zero, COL
                                        #R4 gets Number of Characters in Row
136
        mul $r17, $zero, $r17, $r4 #R17 = NumItemsInCol*RowNum
137
                                        #R16 = Buffer "Character" number
        add $r16, $r17, $r16
138
139
   printStr_nextChar:
140
             $r17, ($r19)
141
        18
                               \#R17 = Byte in string
        beg $r17, $zero, printStr_done #Null-Terminator
142
        jali printChar
                               #Print the character
143
        addi $r19, $r19, 1
                               #Increment pointers
144
        addi $r16, $r16, 1
145
146
        ji printStr_nextChar
147
   printStr_done:
148
        fn_exit
149
   #Sends character to video display
150
   # R16: Display Buffer Offset
151
   # R17: ASCII Character
152
   # R18: Packed Attribute
153
154
   printChar:
        #We are a leaf function (calls no others).
155
        #Don't bother putting ra on the stack as we
156
        #won't overwrite it with function calls.
157
        slli $r20, $r18, 8
158
                                  #Prepare the packed VGA control word
             $r20, $r20, $r17
159
        andi $r20, $r20, 0xFFFF #and mask it
160
161
        #Prepare the base VGA address in R2
162
        ori $r2, $r1, VGA LADR
163
        slli $r21, $r16, 3 #Shift the buffer "cell" number
164
        add $r2, $r21, $r2 #Add the cell number to the address
165
             $r20, ($r2)
                              #Store the result
```

167 j \$1r 168 169 .align 11 #Fill 2K

Given the long fill period at reset, the simulation is simultaneously un-interesting and overwhelming. Suffice it to say, it leads to a colorful demo.



CHAPTER

THREE

TOOLS

Being a completely new computer architecture and instruction set, there are were no ready-made tools available for assembly, disassembly, linking, debugging, etc. In the spirit of bootstrapping a new system, it was decided early that if the eventual goal is to run a general purpose operating system on the machine, GCC will be required. GCC leverages binutils, a collection of assembly tools, ELF and object file manipulation utilities, as well as a powerful linker.

Using the preliminary instruction set decided early in the semester, binutils was ported to the Raisin64 ISA while the processor was still being designed. Using an existing target (the moxie as a template, the initial port of binutils was made functional by creating/modifying 26 files across the source.

Future Work

The current Raisin64 GNU Assembler port only constructs the 64-bit version of the instruction set. While the linker, disassembler, and other infrastructure tools should support the smaller instruction words (with some testing done to that effect), the assembler will require significant work outside the scope of the present semester.

While the template architecture was noted for it's reasonable size (architecture definitions and assembler were in the many-hundred-line range instead of the tens-of-thousands range for MIPS and X86), the Raisin64 is quite dissimilar being 64-bit with an entirely different instruction scheme. The actual assembler core was largely rewritten in what became a deep exploration of the binutils architecture.

3.1 Assembler

Being a port of binutils, the Raisin64 assembler should be familiar and comfortable to use for an assembly language programmer supporting the full set of GNU As features. An effort was made to support MIPS-like syntax with \$r0 or \$zero register numbering

Named Registers:

Number	Name	Purpose
\$r0	\$zero	Zero Register
\$r62	\$sp	Stack Pointer (no special meaning to processor/convention only)
\$r63	\$lr	Link Register (Destination for JAL/BEQAL/etc.)

The assembler can be invoked as usual for GNU As:

```
raisin64-elf-as <input file> -o <output.elf>
```

which will produce an ELF that can be manipulated with objdump, objcopy, etc.

An example of the assembly process is in assemble.sh which takes an input assembly file, produces the assembled ELF, extracts the .text and .data sections (containing the instruction and data memories respectively), and converts them from hex to ASCII using the xxd utility. The result is suitable for the \$readmemh Verilog commands:

```
raisin64-elf-as $1 -o prog.elf && raisin64-elf-objdump -s -j .data prog.elf && raisin64-elf-objdump -d -j .text prog.elf && raisin64-elf-objcopy -O binary -j .text prog.elf imem.bin && raisin64-elf-objcopy -O binary -j .data prog.elf dmem.bin && xxd -c 8 -ps imem.bin > imem.hex && xxd -c 8 -ps dmem.bin > dmem.hex
```

3.1.1 Binary Release

A binary release of the Raisin64 binutils was prepared, compatible with most 64-bit linux systems: https://github.com/ChrisPVille/raisin64-binutils/releases

3.1.2 Building from Source

The Raisin64 port can be obtained here: https://github.com/ChrisPVille/raisin64-binutils.

Binutils is mostly free from external dependencies out of necessity, so it should build without too much drama. Just be sure to configure it for the raisin64-elf target. i.e.:

```
./configure --target=raisin64-elf --prefix=<install directory>
make -j<threads>
```

3.2 Debugging

As the Raisin64 was designed with a from-scratch JTAG controller I wrote recently (the JTAGlet), there was no existing support in any tools. Not that JTAG core support would help much given the new ISA, but keeping with the bootstrap theme, a custom configuration script for OpenOCD was created that uses/misuses the scripting interface to provide communication with the processor's JTAG interface, program the memories, and examine the state of the machine.

Future Work

While the scripting interface was a quick way to support my target, the conventional approach is to write support for targets and JTAG controller in C, releasing a new version of OpenOCD (much like I did with binutils). This will be necessary to support remote debugging (via GDB) and will make future development easier.

The configuration script is too large to repeat here, but is accessible at https://github.com/ChrisPVille/raisin64-cpu/blob/master/support/jtag/raisin64_nodeps_openocd.cfg. It is currently configured for a Bus Blaster v3, but can be easily reconfigured for other JTAG probes.

This script is be invoked by the adjacent programImemDmem.sh <imem.hex> <optional dmem.hex> or as:

14 Chapter 3. Tools

The full set of implemented functions are:

Name	Arguments	Purpose
raisin64_halt	none	Halts the CPU (Required before dumping memory)
raisin64_resume	none	Un-Halts the CPU
raisin64_reset	none	Resets the CPU
raisin64_program	<imem.hex> <dmem.hex></dmem.hex></imem.hex>	Programs Instruction and Data memory, resetting CPU
raisin64_dump_dmem	<addr> <size></size></addr>	Dumps the contents of Data memory
raisin64_dump_imem	<addr> <size></size></addr>	Dumps the contents of Instruction memory

3.2.1 Getting OpenOCD

As the present time, any modern version of OpenOCD can be used along with the script file for the Raisin64. Official releases are at: http://openocd.org/getting-openocd/ The future Raisin64 version will be located: https://github.com/ChrisPVille/raisin64-openocd

3.2. Debugging 15

16 Chapter 3. Tools

CHAPTER

FOUR

NEXYS 4 DDR REFERENCE IMPLEMENTATION

The Nexys 4 DDR (Using a Xilinx Artix-7 series XC7A100T-1CSG324C) was chosen as the reference implementation due to its copious hardware resources, interactive IO, and sufficient memory for a general purpose operating system to run using the onboard resources. The Raisin64 was connected to memory-mapped peripherals providing access to the LEDs, Switches, and a custom written character oriented VGA controller.

4.1 SoC Peripherals

Included are several trivial IO devices such as the switch and LED interface. These simply wait to be enabled based on the present address and a simple memory map decoder, carrying out the input or output as dictated by the processor output enable and write signals.

IO Memory Map:

Name	Base Address
LED Output	0xFFFFC000_00004000
Switch Input	0xFFFFC000_00008000
VGA Character/Attribute RAM	0xFFFFC000_00040000


Simple IO Control:

```
//////// IO ////////
wire led_en, sw_en, vga_en;
memory_map memory_map_external(
    .addr(mem_addr_valid ? mem_addr : 64'h0),
    .led(led_en),
    .sw(sw_en),
    .vga(vga_en)
    );
//As noted in raisin64.v because our IO architecture will need to be completely
//re-written with the introduction of caches, we only support 64-bit aligned
//access to IO space for now.
reg[15:0] led_reg;
always @(posedge clk_dig or negedge rst_n) begin
    if(~rst_n) led_reg <= 16'h0;
    else if(led_en & mem_from_cpu_write) led_reg <= mem_from_cpu;</pre>
end
assign LED = led_reg;
```

```
//SW uses a small synchronizer
reg[15:0] sw_pre0, sw_pre1;
always @(posedge clk_dig or negedge rst_n) begin
    if(~rst_n) begin
        sw_pre0 <= 16'h0;
        sw_pre1 <= 16'h0;
    end else begin
        sw_pre0 <= sw_pre1;</pre>
        sw_pre1 <= SW;
    end
end
//Data selection
assign mem_to_cpu_ready = mem_addr_valid;
assign mem_to_cpu = sw_en ? sw_pre0 :
                     vga_en ? vga_dout :
                     64'h0;
```

The VGA controller is a much more complicated device, although it presents a simple interface to the CPU. Each "cell" in the video memory is a combined 16-bit character/attribute word, with the least significant 8-bits containing the ASCII character to draw and the most significant 8-bits containing the character's color attributes.

VGA Controller Block Diagram:



More information is available at https://github.com/ChrisPVille/VGA-CharGen

4.2 Required Hardware

- Nexys 4 DDR (Also known as Nexys A7)
- Bus Blaster (or another OpenOCD compatible JTAG Probe)
- · VGA Monitor/Adapter

4.3 Synthesizing the Core

The Vivado 2018.2 project can either be cloned from the project repository (**don't forget** to use the recursive flag), or a pre-packaged release can be downloaded from the release page.

When opening the .xpr in Vivado, it should re-scan the source directories and update its module hierarchy. The project is configured for default non-aggressive implementation options to speed synthesis and place/route. With these

defaults, it should only take one or two minutes to get through implementation on a reasonably fast machine. The resulting utilization should be similar or less than:

Site Type	Used	Fixed	Available	Util%
Slice LUTs	4109	0	63400	6.48
• LUT as Logic	3910	0	63400	6.17
LUT as Memory	199	0	19000	1.05
• LUT as Distributed RAM	176	0		
• LUT as Shift Register	23	0		
Slice Registers	2363	0	126800	1.86
Register as Flip Flop	gister as 2363 0		126800	1.86
• Register as Latch			126800	0.00
F7 Muxes	73	0	31700	0.23
F8 Muxes	0	0	15850	0.00
Block RAM Tile	13	0	135	9.63
• RAMB36E1	13	0	135	9.63
• RAMB18	0	0	270	0.00
DSPs	16	0	240	6.67
• DSP48E1 only	16			

CHAPTER

FIVE

REFERENCE INDEX

5.1 Raisin64 Instruction Set

5.1.1 Overview

The Raisin64's instruction set draws heavily from MIPS with some concepts graciously borrowed from ARM as well. While the programmer's model and instruction set are decoupled from the underlying microarchitecture of the specific implementation, it was nonetheless decided to design the instructions such that a hardwired control unit (see TODO:ref:*Instruction Decode*) could process and set the appropriate signals.

Instructions are variable length (16-64) bit, and some have multiple forms like the *ADD Instruction*. When an instruction has multiple encodings, the opcode is usually the same between the alternate length versions of that instruction, but in all cases the processor expands the 16 and 32-bit versions of the instruction into their canonical 64-bit form, which has a regular encoding. The general instruction formats and opcodes are described below.

But Why?

There is a natural appeal to 64 registers on a 64-bit machine. This means 6 bits are needed in the instruction format to address each register. While 64-bit instructions allow this and efficient loading of immediate values, they waste program space more often than not. Variable length instructions are a good compromise to avoid the size penalty when not necessary.

5.1.2 Instruction Format


There are 6 instruction formats in Raisin64, register and immediate type 16-bit formats (16R and 16I), register and immediate type 32-bit formats (32R and 32I), and a combined register and immediate 64-bit format (64S) as well as a jump format (64J).

Comparing the 16, 32, and 64-bit formats, the smaller instructions contain those instructions which will fit in the reduced number of bits. The larger instruction formats are a super-set of the smaller ones, and whenever an instruction is available in a smaller format, it is available in all larger formats. For example, ADDI is available in 16, 32, and 64-bit instruction size, with the permitted size of the immediate growing as the instruction grows.

The 32 and 64-bit instruction formats share the same Unit/Op numbers, which are effectively the OpCode. The Unit number represents the type of operation while the Op indicates the specific operation requested. This conveniently fits into the first 8 bits of the instruction, making the opcode easier to view and manipulate.

5.1.3 16-bit formats


5.1.3.1 16R - 16-bit Register Format



Size

The 16-bit regsiter format is a compact expression of select instructions operating with one source and one destination register. Instructions normally operating on three registers, such as ADD, instead operate in 2-register mode (i.e. Rd = Rd + Rs).

5.1.3.2 16I - 16-bit Immediate Format



Size


The 16-bit immediate format is used only for ADDI and SUBI, allowing for small increment and decrement operations in a compact format.

5.1.3.3 16-bit OpCode Table

Type
16R
16R
16I
16I
16R
16R
16R

5.1.4 32/64-bit Formats


5.1.4.1 32R - 32-bit Register Format



Size Type

All register type instructions in the Raisin64 are available in 32R format. The only exception of this is the F* FPU call, which also uses the immediate field of the 64S format.


5.1.4.2 32I - 32-bit Immediate Format



Size Type

With the exception of JI, JALI, and LUI, all immediate type instructions in the Raisin64 are available in the 32I format with a 12-bit immediate value.

5.1.4.3 64S - 64-bit Standard Format



All register and immediate type instructions (except the immediate type branch and jump instructions) are available in the unified 64S format. When smaller width instructions are encountered by the Raisin64, they are internally expanded into canonical 64S format before being passed onto the rest of the processor. This 64-bit format has space for 4 registers (allowing for instructions like MUL) in addition to 32-bits of immediate data for shifting, bitwise, and ordinary immediate operations).

5.1.4.4 64J - 64-bit Jump Format

63 62	63 62 61 60 58 57 56 55											32																	
11	-	11	1		_	1	ı	'		ı	1	1	1	'	1	1	١.		1		1	1	'	1	'	ı	'	1	'
11	1	11	1	0	p		lmm																						
																				1									
Size T	SizeType Unit 31 0																												
' '			1	1	, ,		- 1	- 1			1	ı	ı	ı	1		ı	1	1	1	1	1	1	1	ı	- 1	ı	ı	1
	Imm																												
				\perp	$\perp \perp$										\perp														1

A special jump format for large displacement JI and JALI, the 64J format allows for a full 56-bit unsigned jump, more than sufficient to cover the entire virtual address space of the Raisin64.

5.1.4.5 32 and 64-bit Unit/Op Table

Unit	Ор							
0 - Basic Integer Math	0 - ADD							
	1 - SUB							
1 - Compare/Set	0 - SLT							
	1 - SLTU							
	2 - SGT							
	3 - SGTU							
2 - Shift	0 - SLL							
	1 - SRA							
	2 - SRL							
3 - Bitwise Op	0 - AND							
	1 - NOR							
	2 - OR							
	3 - XOR							
4 - Advanced Integer Math	0 - MUL							
	1 - MULU							
	2 - DIV							
	3 - DIVU							
7 - Jump/Special	0 - SYSCALL							
	1 - F* (FPU Call) ¹²							
	2 - J							
	3 - JAL							
0 - Basic Integer Math	0 - ADDI							
	1 - SUBI							
1 - Compare/Set	0 - SLTI							
	1 - SLTIU							
	2 - SGTI							
	3 - SGTIU							
2 - Shift	0 - SLLI							
	1 - SRAI							
	2 - SRLI							
3 - Bitwise Op	0 - ANDI							
	1 - NORI							
	0 - Basic Integer Math 1 - Compare/Set 2 - Shift 3 - Bitwise Op							

Continued on next page

Table 1 – continued from previous page

R/I	Unit	Ор
		2 - ORI
		3 - XORI
	4 - Regular Load	0 - LW
		1 - L32
		2 - L16
		3 - L8
	5 - Sign-Extend Load	0 - LUI ¹
		1 - L32S
		2 - L16S
		3 - L8S
	6 - Store	0 - SW
		1 - S32
		2 - S16
		3 - S8
	7 - Jump Immediate	0 - BEQ
		1 - BEQAL
		2 - JI ¹
		3 - JALI¹

^{1 64-}bit format only
2 The F* instruction uses the immediate field of 64S to request a specific enumerated service from the FPU. These instructions (and FPU) do not yet exist.

5.1.5 Instructions

5.1.5.1 ADD - Integer Add

Adds registers Rs1 and Rs2, placing the result in Rd.

Usage

```
add Rd, Rs1, Rs2
```

Operation

```
Rd = Rs1 + Rs2;
advance_pc();
```

Encoding

Type 0

 $\mathbf{Unit} \ \ 0$

Op 0

16-bit Opcode 0x0

32-bit Opcode 0x80

64-bit Opcode 0xC0

5.1.5.2 ADDI - Integer Add Immediate

Adds registers Rs1 and a sign-extended immediate value, placing the result in Rd.

Usage

```
addi Rd, Rs1, imm
```

Operation

```
Rd = Rs1 + sign_extend(imm);
advance_pc();
```

Encoding

Type 1

 $\mathbf{Unit} \ \ 0$

Op 0

16-bit Opcode 0x2

32-bit Opcode 0xA0

64-bit Opcode 0xE0

5.1.5.3 AND - Bitwise AND

Bitwise ANDs registers ${\tt Rs1}$ and ${\tt Rs2},$ placing the result in ${\tt Rd}.$

Usage

```
and Rd, Rs1, Rs2
```

Operation

```
Rd = Rs1 & Rs2;
advance_pc();
```

Encoding

Type 0

Unit 3

Op 0

16-bit Opcode NONE

32-bit Opcode 0x8C

64-bit Opcode 0xCC

5.1.5.4 ANDI - Bitwise AND Immediate

Bitwise ANDs register ${\tt Rs1}$ and an immediate value, placing the result in ${\tt Rd.}$

Usage

```
andi Rd, Rs1, imm
```

Operation

```
Rd = Rs1 & imm;
advance_pc();
```

Encoding

Type 1

Unit 3

Op 0

16-bit Opcode NONE

32-bit Opcode 0xAC

64-bit Opcode 0xEC

5.1.5.5 BEQ - Branch if Equal

If the Rs register is equal to the Rd register, the program branches by the signed immediate displacement. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump.

Tip: An unconditional branch can be accomplished by comparing r0 with itself.

Usage

```
beq Rd, Rs, imm
```

Operation

```
if(Rd == Rs)
  pc = pc+(imm<<1);
else
  advance_pc();</pre>
```

Encoding

Type 1

Unit 7

Op 0

16-bit Opcode NONE

32-bit Opcode 0xBC

64-bit Opcode 0xFC

5.1.5.6 BEQAL - Branch if Equal And Link

If the Rs register is equal to the Rd register, the program branches by the signed immediate displacement. The address of the next linear instruction is placed as a return address in r63. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump.

Tip: An unconditional branch can be accomplished by comparing r0 with itself.

Usage

```
beqal Rd, Rs, imm
```

Operation

```
if(Rd == Rs)
    r63 = next_pc();
    pc = pc+(imm<<1);
else
    advance_pc();</pre>
```

Encoding

```
Type 1
Unit 7
Op 1
16-bit Opcode NONE
32-bit Opcode 0xBD
64-bit Opcode 0xFD
```

5.1.5.7 DIV - Integer Divide

Divides registers Rs1 by Rs2, and places the quotient in Rd and the remainder in Rd2, treating operands as 2's complement signed.

Usage

```
div Rd, Rd2, Rs1, Rs2
```

Operation

```
Rd = Rs1 / Rs2;
Rd2 = Rs1 % Rs2;
advance_pc();
```

Encoding

Type 0

Unit 4

Op 2

16-bit Opcode NONE

32-bit Opcode 0x92

5.1.5.8 DIVU - Unsigned Integer Divide

Divides registers Rs1 by Rs2, and places the quotient in Rd and the remainder in Rd2, treating operands as unsigned.

Usage

```
div Rd, Rd2, Rs1, Rs2
```

Operation

```
Rd = Rs1 / Rs2;
Rd2 = Rs1 % Rs2;
advance_pc();
```

Encoding

Type 0

Unit 4

Op 3

16-bit Opcode NONE

32-bit Opcode 0x93

5.1.5.9 F* - FPU Call

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 7

Op 1

16-bit Opcode NONE

32-bit Opcode NONE

5.1.5.10 J - Jump

Unconditional jump to the instruction in Rs. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump.

Usage

j Rs

Operation

pc = Rs;

Encoding

Type 0

Unit 7

Op 2

16-bit Opcode 0x5

32-bit Opcode 0x9E

5.1.5.11 JAL - Jump and Link

Unconditional jump to the instruction in Rs, placing the return address in r63. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump.

Usage

```
jal Rs
```

Operation

```
r63 = next_pc();
pc = Rs;
```

Encoding

Type 0

Unit 7

Op 3

16-bit Opcode 0x6

32-bit Opcode 0x9F

5.1.5.12 JALI - Jump and Link Immediate

Unconditional jump to the immediate value, placing the return address in r63. The top 8 bits of the jump destination address are taken from the current program counter. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump. Due to the size of the immediate value, JALI is only available in 64J format.

Usage

```
jali imm
```

Operation

```
r63 = pc + 8;
pc = (pc & 0xff000000000000) | imm<<1;
```

Encoding

Type 1

Unit 7

Op 3

16-bit Opcode NONE

32-bit Opcode NONE

5.1.5.13 JI - Jump Immediate

Unconditional jump to the immediate value. The top 8 bits of the jump destination address are taken from the current program counter. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump. Due to the size of the immediate value, JI is only available in 64J format.

Usage

```
ji imm
```

Operation

```
pc = (pc & 0xff000000000000) | imm<<1;
```

Encoding

Type 1

Unit 7

Op 2

16-bit Opcode NONE

32-bit Opcode NONE

5.1.5.14 L16 - Load 16-bit

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 4

Op 2

16-bit Opcode NONE

32-bit Opcode 0xB2

5.1.5.15 L16S - Load 16-bit Sign-Extend

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 5

Op 2

16-bit Opcode NONE

32-bit Opcode 0xB6

5.1.5.16 L32 - Load 32-bit

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 4

Op 1

16-bit Opcode NONE

32-bit Opcode 0xB1

5.1.5.17 L32S - Load 32-bit Sign-Extend

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 5

Op 1

16-bit Opcode NONE

32-bit Opcode 0xB5

5.1.5.18 L8 - Load 8-bit

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 4

Op 3

16-bit Opcode NONE

32-bit Opcode 0xB3

5.1.5.19 L8S - Load 8-bit Sign-Extend

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 5

Op 3

16-bit Opcode NONE

32-bit Opcode 0xB7

5.1.5.20 LUI - Load Upper Immediate

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 5

Op 0

16-bit Opcode NONE

32-bit Opcode NONE

5.1.5.21 LW - Load 64-bit Word

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 4

Op 0

16-bit Opcode NONE

32-bit Opcode 0xB0

5.1.5.22 MUL - Integer Multiply

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 4

Op 0

16-bit Opcode NONE

32-bit Opcode 0x90

5.1.5.23 MULU - Unsigned Integer Multiply

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 4

Op 1

16-bit Opcode NONE

32-bit Opcode 0x91

5.1.5.24 NOR - Bitwise NOR

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 3

Op 1

16-bit Opcode NONE

32-bit Opcode 0x8D

5.1.5.25 NORI - Bitwise NOR Immediate

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 3

Op 1

16-bit Opcode NONE

32-bit Opcode 0xAD

5.1.5.26 OR - Bitwise OR

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 3

Op 2

16-bit Opcode NONE

32-bit Opcode 0x8E

5.1.5.27 ORI - Bitwise OR Immediate

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 3

Op 2

16-bit Opcode NONE

32-bit Opcode 0xAE

64-bit Opcode OxEE

5.1.5.28 S16 - Store 16-bit

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 6

Op 2

16-bit Opcode NONE

32-bit Opcode 0xBA

5.1.5.29 S32 - Store 32-bit

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 6

Op 1

16-bit Opcode NONE

32-bit Opcode 0xB9

5.1.5.30 S8 - Store 8-bit

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 6

Op 3

16-bit Opcode NONE

32-bit Opcode OxBB

5.1.5.31 SGT - Set 1 if Greater Than

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 1

Op 2

16-bit Opcode NONE

32-bit Opcode 0x86

5.1.5.32 SGTI - Set 1 if Greater Than Immediate

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 1

Op 2

16-bit Opcode NONE

32-bit Opcode 0xA6

5.1.5.33 SGTIU - Set 1 if Greater Than Immediate Unsigned

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 1

Op 3

16-bit Opcode NONE

32-bit Opcode 0xA7

5.1.5.34 SGTU - Set 1 if Greater Than Unsigned

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 1

Op 3

16-bit Opcode NONE

32-bit Opcode 0x87

5.1.5.35 SLL - Shift Left Logical

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 2

Op 0

16-bit Opcode NONE

32-bit Opcode 0x88

5.1.5.36 SLLI - Shift Left Logical Immediate

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 2

Op 0

16-bit Opcode NONE

32-bit Opcode 0xA8

5.1.5.37 SLT - Set 1 if Less Than

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 1

Op 0

16-bit Opcode NONE

32-bit Opcode 0x84

5.1.5.38 SLTI - Set 1 if Less Than Immediate

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 1

Op 0

16-bit Opcode NONE

32-bit Opcode 0xA4

5.1.5.39 SLTIU - Set 1 if Less Than Immediate Unsigned

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 1

Op 1

16-bit Opcode NONE

32-bit Opcode 0xA5

5.1.5.40 SLTU - Set 1 if Less Than Unsigned

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 1

Op 1

16-bit Opcode NONE

32-bit Opcode 0x85

5.1.5.41 SRA - Shift Right Arithmetic

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 2

Op 1

16-bit Opcode NONE

32-bit Opcode 0x89

5.1.5.42 SRAI - Shift Right Arithmetic Immediate

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 2

Op 1

16-bit Opcode NONE

32-bit Opcode 0xA9

64-bit Opcode 0xE9

5.1.5.43 SRL - Shift Right Logical

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 2

Op 2

16-bit Opcode NONE

32-bit Opcode 0x8A

64-bit Opcode 0xC8

5.1.5.44 SRLI - Shift Right Logical Immediate

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 2

Op 2

16-bit Opcode NONE

32-bit Opcode 0xAA

64-bit Opcode 0xEA

5.1.5.45 SUB - Integer Subtract

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 0

Op 1

16-bit Opcode 0x1

32-bit Opcode 0x81

64-bit Opcode 0xC1

5.1.5.46 SUBI - Integer Subtract Immediate

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 0

Op 1

16-bit Opcode 0x3

32-bit Opcode 0xA1

64-bit Opcode 0xE1

5.1.5.47 SW - Store 64-bit Word

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 6

Op 0

16-bit Opcode NONE

32-bit Opcode 0xB8

64-bit Opcode 0xF8

5.1.5.48 SYSCALL - System Call

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 7

Op 0

16-bit Opcode 0x4

32-bit Opcode 0x9C

64-bit Opcode 0xDC

5.1.5.49 XOR - Bitwise XOR

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 3

Op 3

16-bit Opcode NONE

32-bit Opcode 0x8F

64-bit Opcode 0xCF

5.1.5.50 XORI - Bitwise XOR Immediate

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 1

Unit 3

Op 3

16-bit Opcode NONE

32-bit Opcode 0xAF

64-bit Opcode 0xEF

5.2 Verilog Module Index

5.2.1 de_badDetect.v




Fig. 1: de_badDetect.v

```
//Raisin64 Decode Unit - Bad Opcode Detector
2
    module de_badDetect(
4
         //# {{data|Instruction Data}}
        input[63:56] instOpByteIn,
5
6
         //# {{control|Control Signals}}
        output badOpcode
         );
         `include "de_isa_def.vh"
11
12
        req badOpcode_pre;
13
        wire is16, is32, is64;
14
15
         assign badOpcode = badOpcode_pre;
16
17
         assign is16 = ~instOpByteIn[63];
18
         assign is32 = instOpByteIn[63:62] == 2'h2;
19
         assign is64 = instOpByteIn[63:62] == 2'h3;
20
21
         //Detects and flags invalid opcodes
22
23
         always @(*)
        begin
24
             badOpcode_pre = 0;
25
26
             if(is16 && instOpByteIn[62:60] == 3'h7) badOpcode_pre = 1;
27
             else if(is32 | is64)
28
             begin
29
                   case(instOpByteIn[61:56])
30
                        `OP_BAD_02, `OP_BAD_03, `OP_BAD_0B, `OP_BAD_14, `OP_BAD_15, 

`OP_BAD_16, `OP_BAD_17, `OP_BAD_18, `OP_BAD_19, `OP_BAD_1A, 

`OP_BAD_1B, `OP_BAD_22, `OP_BAD_23, `OP_BAD_2B: badOpcode_pre = 1;
31
32
33
                        OP_FSTAR, `OP_LUI, `OP_JALI, `OP_JI: if(is32) badOpcode_pre = 1;
34
                   endcase
             end
         end
37
    endmodule
```

5.2.2 de canonicalize.v




Fig. 2: de_canonicalize.v

```
//Raisin64 Decode Unit - Opcode Canonicalization
   //Converts compact instructions into their true 64-bit native format
2
   module de_canonicalize(
4
       //# {{data|Instruction Data}}
       input[63:0] instIn,
       output[63:0] instOut
       `include "de_isa_def.vh"
10
11
       reg[63:0] instOut_pre;
12
       assign instOut = instOut_pre;
13
        //Expands input instruction into full 64-bit format
15
       always @(*)
16
       begin
17
           instOut_pre = 64'h0;
18
19
            //Set the output size field appropriately
20
21
            instOut\_pre[63:62] = 2'h3;
22
            //16-Bit input instructions
23
            if(~instIn[63])
24
           begin
25
                //Switch on Opcode field
26
                case(instIn[62:60])
27
                                    instOut_pre[61:56] = `OP_ADD; //ADD Rd = Rd + Rs
                     OP16_ADD:
28
                                    instOut_pre[61:56] = `OP_SUB; //SUB Rd = Rd - Rs
                     OP16_SUB:
29
                     OP16_ADDI:
                                    instOut_pre[61:56] = `OP_ADDI; //ADDI Rd = Rd + sign_
30
    →extend(imm)
                                    instOut_pre[61:56] = `OP_SUBI; //SUBI Rd = Rd - imm
                     OP16_SUBI:
31
                     OP16_SYSCALL: instOut_pre[61:56] = `OP_SYSCALL; //SYSCALL
32
                     OP16_J:
                                    instOut\_pre[61:56] = OP\_J; //J Rs
33
                     OP16_JAL:
                                    instOut_pre[61:56] = `OP_JAL; //JAL Rs
34
                endcase
35
36
                instOut_pre[55:50] = instIn[59:54]; //Put the Rd/Rs1 into Rd
37
                instOut_pre[49:44] = 6'h0; //Rd2 is not used in this format
38
                instOut_pre[43:38] = instIn[59:54]; //Put the Rd/Rs1 into Rs1
39
                instOut_pre[37:32] = instIn[53:48]; //Populate Rs2 (imm type instructions_
40
    →ignore this)
41
                //Sign extended immediate field and populate
42.
                instOut_pre[31:0] = {{26{instIn[53]}},instIn[53:48]}; //reg type_
43
    \rightarrow instructions ignore this
```

```
end
44
45
            //32-bit instructions
46
            else if(~instIn[62])
47
            begin
                instOut_pre[61:56] = instIn[61:56]; //Set Type/Unit/Op fields
                instOut_pre[55:50] = instIn[55:50]; //Set Rd
50
51
                //32I-Type instruction
52
                if(instIn[61]) begin
53
                     instOut_pre[43:38] = instIn[49:44]; //Set Rs1
54
                     //Sign-Extended type
                     if(instIn[60] || //Most sign-extended Ops (remember, JALI and JI are...
57
    →invalid for 32I)
                        instIn[60:58] == 3'h0 || //ADDI/SUBI signed versions sign extend
58
                        instIn[61:56] == `OP_SLTI || //SLTI and SGTI are signed and sign_
    \rightarrowextend
                        instIn[61:56] == `OP_SGTI)
60
                           instOut\_pre[31:0] = \{ \{20\{instIn[43]\}\}, instIn[43:32] \};
61
                     //Non Sign-extended type
62
                     else instOut_pre[11:0] = instIn[43:32];
63
                 //32R-Type instructions
65
                end else begin
67
                     //Set the other operands
                     instOut_pre[49:32] = instIn[49:32];
68
69
                     //No immediate
70
                end
71
            end
72
            //64-bit instructions
73
            else instOut_pre = instIn;
74
        end
75
   endmodule
```

5.2.3 de isa def.vh

5.2.4 ex advint.v

```
//Raisin64 Execute Unit - Advanced Integer Unit
   module ex_advint(
3
       //# {{clocks|Clocking}}
       input clk,
5
       input rst_n,
6
       //# {{data|ALU Data}}
       input[63:0] in1,
       input[63:0] in2,
10
       output reg[63:0] out,
11
       output reg[63:0] out2,
12
13
       //# {{control|Dispatch Control Signals}}
```




Fig. 3: ex_advint.v

```
input ex_enable,
15
        output ex_busy,
16
        input[5:0] rd_in_rn,
17
        input[5:0] rd2_in_rn,
18
        input[2:0] unit,
19
        input[1:0] op,
20
21
        //# {{control|Commit Control Signals}}
22
        output reg[5:0] rd_out_rn,
23
        output reg[5:0] rd2_out_rn,
24
        output reg valid,
25
        input stall
27
        );
28
       wire[63:0] out_pre;
29
       wire[63:0] out2_pre;
30
31
        //We allow the next result to register when we aren't explicitly beign
32
        //stalled by the next stage (i.e. our result has somewhere to go).
33
        always @(posedge clk or negedge rst_n)
34
       begin
35
            if(~rst_n) begin
36
                valid <= 0;</pre>
37
                 out <= 64'h0;
38
                out2 <= 64'h0;
                rd_out_rn <= 6'h0;
                rd2_out_rn <= 6'h0;
41
            end else begin
42.
                valid <= ex_enable;</pre>
43
                out <= out_pre;
44
                out2 <= out2_pre;</pre>
45
                 rd_out_rn <= rd_in_rn;
46
47
                 rd2_out_rn <= rd2_in_rn;
            end
48
        end
49
50
51
        initial begin
            if(stall&ex_enable) $error("Told to execute AdvInt when commit was stalled");
52
        end
54
        //As this is a one-cycle stage for now, busy is simple
55
       assign ex_busy = stall;
56
57
        ex_advint_s1 ex_advint_s1_1(
58
            .in1(in1), .in2(in2), .out(out_pre), .out2(out2_pre),
59
            .enable(ex_enable), .unit(unit), .op(op)
60
            );
61
62
   endmodule
```

5.2.5 ex alu.v

```
//Raisin64 Execute Unit - Integer ALU
module ex_alu(
```




Fig. 4: ex_alu.v

```
//# {{clocks|Clocking}}
        input clk,
        input rst_n,
6
        //# {{data|ALU Data}}
8
        input[63:0] in1,
        input[63:0] in2,
10
        output reg[63:0] out,
11
12
        //# {{control|Dispatch Control Signals}}
13
        input ex_enable,
14
        output ex_busy,
16
        input[5:0] rd_in_rn,
        input[2:0] unit,
17
        input[1:0] op,
18
19
        //# {{control|Commit Control Signals}}
20
        output reg[5:0] rd_out_rn,
21
        output reg valid,
22
        input stall
23
        );
24
25
       wire[63:0] out_pre;
26
27
        //We allow the next result to register when we aren't explicitly beign
        //stalled by the next stage (i.e. our result has somewhere to go).
        always @(posedge clk or negedge rst_n)
30
       begin
31
            if(~rst_n) begin
32
                valid <= 0;</pre>
33
                out <= 64'h0;
34
                 rd_out_rn <= 6'h0;
35
            end else if(~stall) begin
36
                valid <= ex_enable;</pre>
37
                out <= out_pre;
38
                 rd_out_rn <= rd_in_rn;
39
40
            end
41
        end
42
43
        initial begin
            if(stall&ex_enable) $error("Told to execute ALU when commit was stalled");
44
        end
45
46
        //As this is a one-cycle stage, busy is simple
47
        assign ex_busy = stall;
48
49
        ex_alu_s1 ex_alu_s1_1(
50
            .in1(in1), .in2(in2), .out(out_pre), .enable(ex_enable),
51
            .unit(unit), .op(op)
52
53
            );
   endmodule
```




Fig. 5: Raisin64.v

5.2.6 Raisin64.v

```
* Raisin64 CPU
2
3
   module raisin64 (
       //# {{clocks|Clocking}}
6
       input clk,
       input rst_n,
8
        //# {{data|Memory Interface}}
10
        input[63:0] mem_din,
11
        output[63:0] mem_dout,
12
        output[63:0] mem_addr,
13
14
        //# {{control|Control Signals}}
15
        output mem_addr_valid,
16
        output mem_dout_write,
17
        input mem_din_ready,
19
        //# {{debug|Debug Signals}}
20
        input jtag_tck,
21
        input jtag_tms,
22
        input jtag_tdi,
23
        input jtag_trst,
24
        output jtag_tdo
25
       );
26
27
       parameter IMEM_INIT = "";
28
       parameter DMEM_INIT = "";
29
30
        //// Debug Signals ////
31
       wire dbg_resetn_cpu, dbg_halt_cpu;
32
33
       wire cpu_rst_n;
       assign cpu_rst_n = rst_n & dbg_resetn_cpu;
34
35
       wire[63:0] dbg_imem_addr;
36
       wire[63:0] dbg_imem_to_ram;
37
       wire dbg_imem_ce;
38
       wire dbg_imem_we;
39
40
       wire[63:0] dbg_dmem_addr;
41
       wire[63:0] dbg_dmem_to_ram;
42.
       wire dbg_dmem_ce;
43
       wire dbg_dmem_we;
44
45
46
        /////// Instruction RAM ///////
47
       wire[63:0] effective_imem_addr;
48
       wire[63:0] effective_imem_data_to_cpu;
49
50
        reg imem_data_ready;
51
       wire imem_addr_valid;
52
        wire[63:0] imem_addr;
53
       wire[63:0] imem_data;
54
```

```
= dbq_halt_cpu ? dbq_imem_addr : imem_addr;
        assign effective_imem_addr
56
        assign effective_imem_data_to_cpu = dbg_halt_cpu ? 64'h0 : imem_data;
57
58
        always @(posedge clk or negedge rst_n) begin
59
            if(~rst_n) imem_data_ready <= 0;</pre>
60
            else imem_data_ready <= imem_addr_valid;</pre>
61
        end
62
63
        ram #(
64
            .NUM_BYTES (2*1024),
65
            .INIT_FILE (IMEM_INIT)
66
            ) imem (
            .clk(clk),
            .we(dbg_imem_we), .cs(1'b1),
69
            .write width(2'h0),
70
            .addr(effective_imem_addr),
71
            .data_in(dbg_imem_to_ram),
72
            .data_out(imem_data)
73
            );
74
75
76
        /////// Data RAM ///////
77
        wire[63:0] effective_dmem_addr;
78
        wire[63:0] effective_dmem_to_ram;
79
81
        wire[63:0] dmem_addr;
82
        wire[63:0] dmem_to_ram;
        wire[63:0] dmem to cpu;
83
        wire[63:0] dmem_from_ram;
84
        wire[1:0] dmem_write_width;
85
        reg dmem_cycle_complete;
86
87
        wire dmem_rstrobe;
        wire dmem_wstrobe;
88
89
       wire io_space;
90
91
92
        assign effective_dmem_addr
                                            = dbg_halt_cpu ? dbg_dmem_addr : dmem_addr;
        assign effective_dmem_to_ram
                                            = dbg_halt_cpu ? dbg_dmem_to_ram : dmem_to_ram;
93
95
        //TODO For now, the external memory bus is just for data memory. When the time
        //comes for caches, this will change to the unified external memory bus.
96
        assign dmem_to_cpu
                                            = io_space ? mem_din : dmem_from_ram;
97
        assign mem_dout
                                            = effective_dmem_to_ram;
98
                                            = effective_dmem_addr;
        assign mem_addr
99
100
        assign mem_addr_valid
                                            = 1;
        assign mem_dout_write
                                            = dbg_halt_cpu ? dbg_dmem_we : dmem_wstrobe;
101
102
        //Because the memory interface will change dramatically in the next revision,...
103
    \rightarrowthere
        //is no reason to create special logic to handle misaligned accesses into data_
104
    → space
        //in case an IO unit requires it (the ram modules handle this condition.
105
    ⇒internally).
        //Instead we simply state misaligned IO access it is unsupported (for now).
106
        always @(*) begin
107
            if((dmem_rstrobe|dmem_wstrobe) & io_space & |dmem_write_width & ~clk) begin
108
                $display("Unaligned data IO access not supported in this revision");
                                                                                  (continues on next page)
```

```
$finish;
110
             end
111
        end
112
113
        memory_map memory_map_internal(
114
             .addr (mem_addr),
115
             .io(io_space)
116
             );
117
118
        always @ (posedge clk or negedge cpu_rst_n)
119
120
        begin
             if(~cpu_rst_n) dmem_cycle_complete <= 0;</pre>
121
122
             else if(io_space & mem_din_ready) dmem_cycle_complete <= 1;</pre>
             else if(dmem_rstrobe) dmem_cycle_complete <= 1;</pre>
123
             else if(dmem_wstrobe) dmem_cycle_complete <= 1;</pre>
124
             else dmem_cycle_complete <= 0;</pre>
125
        end
126
127
        ram #(
128
             .NUM_BYTES (512),
129
             .INIT_FILE (DMEM_INIT)
130
             ) dmem (
131
             .clk(clk),
132
             .we(~io_space & (dmem_wstrobe|dbg_dmem_we)), .cs(~io_space & (dmem_
133
    →wstrobe|dmem_rstrobe|dbg_dmem_ce)),
134
             .write_width(dmem_write_width),
             .addr(effective_dmem_addr),
135
             .data_in(effective_dmem_to_ram),
136
             .data_out(dmem_from_ram)
137
138
             );
140
        /////// Raisin64 Execution Core ////////
141
        pipeline pipeline1(
142
             .clk(clk),
143
             .rst_n(cpu_rst_n),
144
145
             .imem_addr(imem_addr),
             .imem_data(effective_imem_data_to_cpu),
             .imem_data_valid(imem_data_ready),
             .imem_addr_valid(imem_addr_valid),
148
             .dmem_addr(dmem_addr), .dmem_dout(dmem_to_ram),
149
150
             .dmem_din(dmem_to_cpu),
151
             .dmem_cycle_complete (dmem_cycle_complete & ~dmem_rstrobe & ~dmem_wstrobe),
             .dmem_write_width(dmem_write_width),
152
153
             .dmem_rstrobe(dmem_rstrobe),
             .dmem_wstrobe(dmem_wstrobe)
154
             );
155
156
157
        //////// JTAG Module ////////
158
        debug_control debug_if(
159
             .jtag_tck(jtag_tck),
160
             .jtag_tms(jtag_tms),
161
             .jtag_tdo(jtag_tdo),
162
163
             .jtag_tdi(jtag_tdi),
             .jtag_trst(jtag_trst),
164
             .cpu_clk(clk),
```

```
.sys_rstn(rst_n),
166
            .cpu_imem_addr(dbg_imem_addr),
167
            .cpu_debug_to_imem_data(dbg_imem_to_ram),
168
            .cpu_imem_to_debug_data(imem_data),
            .cpu_imem_we(dbg_imem_we),
            .cpu_imem_ce(dbg_imem_ce),
171
            .cpu_dmem_addr(dbg_dmem_addr),
172
            .cpu_debug_to_dmem_data(dbg_dmem_to_ram),
173
            .cpu_imem_to_debug_data_ready(dbg_imem_ce & ~dbg_imem_we),
174
            .cpu_dmem_to_debug_data_ready(dbg_dmem_ce & ~dbg_dmem_we),
175
            .cpu_dmem_to_debug_data(dmem_to_cpu),
            .cpu_dmem_we(dbg_dmem_we),
178
            .cpu_dmem_ce(dbg_dmem_ce),
            .cpu_resetn_cpu(dbg_resetn_cpu),
179
            .cpu_halt_cpu(dbg_halt_cpu)
180
            );
181
182
   endmodule
```

5.2.7 rf_reg.v

CHAPTER	
SIX	

FOOTNOTES