Raisin64 Documentation

Release 0.2

Christopher Parish

CONTENTS


1	Raisi	in64 CPU	3
	1.1	Purpose	3
	1.2	Pipeline Stages	4
		1.2.1 Fetch Unit	5
		1.2.2 Decode Unit	5
		1.2.3 Register File	6
		1.2.4 Schedule Unit	6
		1.2.5 Execution Units	6
		1.2.5.1 Integer Unit	7
		1.2.5.2 Advanced Integer Unit	7
		1.2.5.3 Branch Unit	7
		1.2.5.4 Memory Unit	7
		1.2.6 Commit Unit	7
	1.3	Debug Controller	8
	1.4	Proposed Extensions	8
		1.4.1 MMU	8
		1.4.2 Interrupt Unit	9
		•	10
		1.4.4 References	10
2	Code	e Snippets and Software	11
2	Code 2.1		11 11
2		Switch to LED	
	2.1 2.2	Switch to LED	11 12
3	2.1 2.2 Tools	Switch to LED	11 12 17
	2.1 2.2	Switch to LED	11 12 17 17
	2.1 2.2 Tools	Switch to LED	11 12 17 17
	2.1 2.2 Tools 3.1	Switch to LED VGA Demo Program	11 12 17 17 18
	2.1 2.2 Tools	Switch to LED VGA Demo Program Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging	11 12 17 17 18 18
	2.1 2.2 Tools 3.1	Switch to LED VGA Demo Program Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging	11 12 17 17 18
	2.1 2.2 Tools 3.1	Switch to LED VGA Demo Program Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging 3.2.1 Getting OpenOCD Tes 4 DDR Reference Implementation	11 12 17 17 18 18
3	2.1 2.2 Tools 3.1 3.2 Nexy 4.1	Switch to LED VGA Demo Program Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging 3.2.1 Getting OpenOCD Tes 4 DDR Reference Implementation SoC Peripherals	11 12 17 17 18 18 19 21
3	2.1 2.2 Tools 3.1 3.2	Switch to LED VGA Demo Program Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging 3.2.1 Getting OpenOCD Tes 4 DDR Reference Implementation SoC Peripherals Required Hardware	11 12 17 17 18 18 18 19 21 21 22
3	2.1 2.2 Tools 3.1 3.2 Nexy 4.1	Switch to LED VGA Demo Program Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging 3.2.1 Getting OpenOCD Tes 4 DDR Reference Implementation SoC Peripherals Required Hardware	11 12 17 17 18 18 19 21
3	2.1 2.2 Tools 3.1 3.2 Nexy 4.1 4.2 4.3	Switch to LED VGA Demo Program Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging 3.2.1 Getting OpenOCD Set 4 DDR Reference Implementation Soc Peripherals Required Hardware Synthesizing the Core	11 12 17 17 18 18 18 19 21 21 22
3	2.1 2.2 Tools 3.1 3.2 Nexy 4.1 4.2 4.3	Switch to LED VGA Demo Program Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging 3.2.1 Getting OpenOCD As 4 DDR Reference Implementation SoC Peripherals Required Hardware Synthesizing the Core rence Index	11 12 17 18 18 18 19 21 21 22 22
3	2.1 2.2 Tools 3.1 3.2 Nexy 4.1 4.2 4.3 Refe	Switch to LED VGA Demo Program S Assembler 3.1.1 Binary Release 3.1.2 Building from Source Debugging 3.2.1 Getting OpenOCD SS 4 DDR Reference Implementation SoC Peripherals Required Hardware Synthesizing the Core rence Index Raisin64 Instruction Set	11 12 17 18 18 18 19 21 21 22 22 25

5.1.3	16-bit f	ormats
	5.1.3.1	16R - 16-bit Register Format
	5.1.3.2	16I - 16-bit Immediate Format
	5.1.3.3	16-bit OpCode Table
5.1.4	32/64-b	it Formats
	5.1.4.1	32R - 32-bit Register Format
	5.1.4.2	32I - 32-bit Immediate Format
	5.1.4.3	64S - 64-bit Standard Format
	5.1.4.4	64J - 64-bit Jump Format
	5.1.4.5	32 and 64-bit Unit/Op Table
5.1.5	Instruct	ions
	5.1.5.1	ADD - Integer Add
	5.1.5.2	ADDI - Integer Add Immediate
	5.1.5.3	AND - Bitwise AND
	5.1.5.4	ANDI - Bitwise AND Immediate
	5.1.5.5	BEQ - Branch if Equal
	5.1.5.6	BEQAL - Branch if Equal And Link
	5.1.5.7	DIV - Integer Divide
	5.1.5.8	DIVU - Unsigned Integer Divide
	5.1.5.9	F* - FPU Call
	5.1.5.10	J - Jump
	5.1.5.10	JAL - Jump and Link
		JALI - Jump and Link Immediate
	5.1.5.12	
		JI - Jump Immediate 42 L16 - Load 16-bit 43
		ϵ
		L32S - Load 32-bit Sign-Extend
		L8 - Load 8-bit
		L8S - Load 8-bit Sign-Extend
		LUI - Load Upper Immediate
		LW - Load 64-bit Word
		MUL - Integer Multiply
		MULU - Unsigned Integer Multiply
		NOR - Bitwise NOR
		NORI - Bitwise NOR Immediate
		OR - Bitwise OR
		ORI - Bitwise OR Immediate
		\$16 - Store 16-bit
	5.1.5.29	S32 - Store 32-bit
		S8 - Store 8-bit
	5.1.5.31	SGT - Set 1 if Greater Than
	5.1.5.32	
	5.1.5.33	
	5.1.5.34	SGTU - Set 1 if Greater Than Unsigned
	5.1.5.35	SLL - Shift Left Logical
	5.1.5.36	SLLI - Shift Left Logical Immediate
	5.1.5.37	SLT - Set 1 if Less Than
	5.1.5.38	SLTI - Set 1 if Less Than Immediate
	5.1.5.39	SLTIU - Set 1 if Less Than Immediate Unsigned
	5.1.5.40	SLTU - Set 1 if Less Than Unsigned
	5.1.5.41	SRA - Shift Right Arithmetic
	5.1.5.42	SRAI - Shift Right Arithmetic Immediate
	5.1.5.43	SRL - Shift Right Logical

6	Footn	otes		141
		5.2.22	schedule.v	137
		5.2.21	regfile.v	
		5.2.20	ram.v	
		5.2.19	raisin64.v	
		5.2.18	pipeline.v	
		5.2.17	memory_map.v	
		5.2.16	jtaglet.v	
		5.2.15	J9—****** —***************************	117
		5.2.14	schedule.v	
		5.2.13	ff_sync.v	
		5.2.12		109
		5.2.11	ex_memory.v	105
		5.2.10	ex_branch.v	103
		5.2.9	ex_alu_s1.v	101
		5.2.8	ex_alu.v	99
		5.2.7	ex_advint_s1.v	97
		5.2.6	ex_advint.v	95
		5.2.5	decode.v	91
		5.2.4	debug_control.v	87
		5.2.3	de_canonicalize.v	85
		5.2.2	de_badDetect.v	84
		5.2.1	commit.v	80
	5.2	Verilog	Module Index	80
			5.1.5.50 XORI - Bitwise XOR Immediate	79
		:	5.1.5.49 XOR - Bitwise XOR	78
		:	5.1.5.48 SYSCALL - System Call	77
		:	5.1.5.47 SW - Store 64-bit Word	76
			5.1.5.46 SUBI - Integer Subtract Immediate	75
			5.1.5.45 SUB - Integer Subtract	74
			5.1.5.44 SRLI - Shift Right Logical Immediate	73

Raisin64 (*RISC Architecture with In-order Superscalar INterlocked-pipeline*) is a pure 64-bit CPU design created as part of an educational project. Inspired by the architecture of the MIPS R10000 and POWER3, Raisin64 employs multiple specialized pipelines for integer operations, branching, load/store, etc. presently using a simplified issue system appropriate for the scope of a semester-long project.

Unlike most superscalar designs, Raisin64 does not re-order instructions or use register renaming¹ but instead provides a larger architectural register file of 63x64-bit registers.



Major features of the Raisin64 include:

Bits 64-bit

Instructions 50 Opcodes (with 16, 32, and 64-bit formats)

Design RISC (Harvard Architecture²)

Type Register-Register

Branching Compare and Branch

Endianness Big

Registers 63 (R0 = 0)

CONTENTS 1

¹ Raisin64 will issue instructions out-of-order assuming subsequent instructions are dependancy-free and the appropriate execution unit is available.

² Split-Cache Modified Harvard when proposed caches and MMU are introduced.

2 CONTENTS

CHAPTER

ONE

RAISIN64 CPU

1.1 Purpose

The Raisin64, like most computer processors, is a collection of various processing elements and memories, creating what is presently a pipelined 64-bit Harvard RISC architecture. While the initial semester of work focused on getting the design off the ground, designing the instruction set, laying out the execution pipeline, preparing the tools, etc., the eventual goal is to create a CPU capable of running a modern general purpose operating system along with porting all the debug utilities, assembler, compiler, and other tools necessary for this platform.

Given the relative paucity of new ISAs, there seems to be little in the way of academic coursework and technical documentation on the bootstrapping process which must occur to make a new architecture useful. This project is the result of those observations, and provides me with experience beyond just computer architecture, including those software and hardware tasks necessary to actually do something useful with a CPU.


All of that said, the Raisin64 is an initial attempt at understanding pipelined processors, the trades between register count, opcode density, and speed, as well as being a platform for further experimentation. Envisioned as a pure 64-bit machine, the Raisin64 has no legacy instruction set to support and can start as a clean slate.

Anticipating that an out-of-order design with register renaming would be too much work for a semester long project, the Raisin64 ISA has a larger architectural register set with 63 64-bit registers instead (Register 0 is always 0). These additional registers have consequences for the instruction format, requiring 6 bits to represent. While a 64-bit instruction word can easily store that, a fixed 64-bit instruction size would be immensely wasteful in terms of memory and cache utilization.

I decided to create a compact instruction format that allows certain instructions to have 16-bit representations and nearly all to have 32-bit representations, with only a few actually requiring the full 64-bit word (such as *Jump Immediate*). Of course, a fixed instruction word is convenient, so the Raisin64's decode state is designed to expand the 16 and 32-bit instructions into the full 64-bit canonical form as it arrives. This also allows savings on cache and memory while having a simpler internal processing pipeline.

Full details on the instruction word formatting are documented in the Raisin64 Instruction Set section.


1.2 Pipeline Stages



The Raisin64 pipeline connects together the various processing elements detailed in later sections. Having seen several academic and open-source processor designs, the processing pipeline tends to be one of the more confusing modules to look at, not because of algorithmic complexity but usually due to the sheer number of signals moving around the design.

Special effort was made to minimize the number of delay registers and extraneous signals at the various pipeline stages, keeping the design understandable and relatively easy to debug.

Below is an example of the Raisin64 executing the VGA Demo Program:



To assist with organization, signals in *pipeline.v* are generally prefixed with the module that generated the signal:

Stage:	Prefix:
Fetch	fe_*
Decode	de_*
Register File	rf_*
Scheduler	sc_*
Execution Unit	ex_unitName_*

1.2.1 Fetch Unit

The *fetch unit* is responsible for maintaining the program counter, calculating the next linear instruction's address based on the size of the present instruction, and muxing in the command to jump/branch to a different address.

Fetch is relatively straightforward although it does need to support stalls from both the memory interface (as the data may not be ready) and from deeper in the pipeline (should an instruction need to wait for execution resources).

1.2.2 Decode Unit

The *decode unit* is presently the simplest in the design. Taking one or more instruction words left-aligned in it's input from the fetch unit, the decode unit passes the instruction simultaneously to the *instruction canonicalizer* for conversion into the native 64-bit instruction word and an *invalid opcode detector* which is unused (owing to the present lack of interrupts).

Presently, the decode unit only decodes a single instruction at a time, limiting the issue rate of the processor to 1 at most. Given the overall complexity of the design for a single semester project, it was decided to defer the multi-issue capability until next semester when the caches and fetch system will be written and adapted to wider access.

The decode unit also selects the two source register numbers for any instruction. While these generally map exactly to the \$rs1 and \$rs2 fields for most instructions, opcodes like *Branch if Equal* use two registers and the immediate field. To avoid creating another instruction format, the usual 32R format can be used, loading from \$rd instead.

1.2. Pipeline Stages

There is no scenario where more than two registers are loaded, so the decode unit publishes zero, one, or two register numbers for the register file to load in the next stage.

1.2.3 Register File

The *register file* is a 63 entry, 64-bit dual read-port, single write-port RAM. The processing pipeline was architected to allow for a single cycle of read latency from the register file. This allows the otherwise large register file to map to higher density memories like distributed RAM or block RAM in FPGA implementations.

The register file is also designed to allow write values to fall through to the read port should another instruction be requesting the same register value. This data forwarding can save an otherwise wasted cycle.

1.2.4 Schedule Unit

The *scheduler*, or issue unit as it is conventionally known, runs concurrent to the register file on a given time-step. This allows the register file time to gather the data required for an operation while the scheduler is making a decision whether or not to issue that instruction.

As execution units are allowed to take more than one cycle to complete, the scheduler tries to issue instructions up to the point where there are either no free execution resources or one of the source operands is going to be written by an in-progress instruction that hasn't finished.

This is accomplished by marking those destination register numbers busy when they are issued and unmarking them when they are written back to the register file. This allows for a limited non-speculating in-order issue with out-of-order execution when the register numbers don't overlap. Consider the following:

```
sw $r2, ($r1)
add $r3, $r4, $r5
add $r4, $r5, $r6
```

It is very likely that the ADD instructions will finish executing before the Store Word as the scheduler identified the result of the Store Word affects only \$r2 which is not used in the subsequent instructions. Because instructions are always *issued* in order, the re-use of \$r4 is not a problem here either. It will always be read from the register file before the final ADD instruction is issued.

1.2.5 Execution Units

The execution units in the Raisin64 are entirely independent modules with a standard set of control signals:

```
input[63:0] in1,
                      //Input data A
input[63:0] in2,
                      //Input data B
output[63:0] out,
                     //Output data
input ex_enable,
                    //Execute now
                   //We are busy and cannot accept data
output ex_busy,
input[5:0] rd_in_rn, //Destination Register Number
input[2:0] unit,
                    //Unit field from the instruction
input[1:0] op,
                     //Op field from the instruction
output[5:0] rd_out_rn, //Register Number to the commit unit
output valid,
                     //Output data is valid
input stall
                      //Commit unit is stalling us
```

The Raisin64 does allow execution units to have two output registers (which is used notably by the *Advanced Integer Unit*), but most only have one.

1.2.5.1 Integer Unit

The *integer unit/ALU* is the registering wrapper around the *combinational ALU implementation*. As this project was not focused on computer arithmetic and with the knowledge that the design would generally target FPGAs, it was decided to leave the Verilog operators for addition and subtraction. Synthesizers can be quite good at using dedicated hardware IP or putting down whatever adder implementation will best satisfy the speed and area constraints.

1.2.5.2 Advanced Integer Unit

The *advanced integer unit* is the registering wrapper around the *combinational advanced integer unit implementation*. Again, for similar reasons, the math operations were left Verilog operators in the hopes that they would map nicely to onboard hard-IP present in the FPGA. The multiplier did so, mapping to a DSP block containing a multiply-accumulate unit. Unfortunately there is no division hardware present on the FPGA family used for evaluation of the Raisin64.

This will need to be converted to a pipelined division unit (or reciprocal/multiplication) at some point in the future, but for now division is disabled as execution pipeline stalls are already proven and the division instruction is ancillary to the project's goals.

1.2.5.3 Branch Unit

The *branch unit/ALU* itself is simple although the implications for the pipeline are complicated. The branch unit operates in either branch or jump mode, with jump being a trivial distillation of the branching mode. The unit accepts two input words and an immediate displacement value as well as a delayed version of the next linear program counter from the fetch unit. If the two words are equal, the branch unit adds the displacement to the program counter during its execution cycle.

On the next cycle, when results are typically presented to the commit unit, the branch unit will present \$r63 if appropriate for linking, and it will also signal the pipeline via do_jump that a jump is being issued. This causes the pipeline to flush currently fetched and decoded instructions to a NOP value (effectively self-inserting the branch delay slot), canceling any non-issued instructions.

Because of the desire to allow the branch unit to take an arbitrary length of time to calculate whether or not to jump/branch, the scheduler avoids issuing any instructions after a branch/jump until it has completely resolved. The scheduler can be changed to take advantage of the present guaranteed one-cycle branch calculation, but this approach allows for easier experimentation.

1.2.5.4 Memory Unit

The *memory unit/ALU* is the processor core's only window into the data space. Having a separate memory interface, the memory unit handles all load and store operations, calculating the effective address after adding the offsets, presenting the addresses on the bus, waiting for a response, and masking/sign-extending as required by the instruction, before it returns the result to the commit unit.

Currently designed with a minimum execution time of 3 cycles, the memory unit could be further optimized to reduce latency given more analysis. The offset calculation and masking/sign-extension were intentionally put in their own stages preemptively for performance reasons.

1.2.6 Commit Unit

As results can arrive from many (possibly all) execution units simultaneously, the *commit unit/ALU* serves as a buffer between those results and the register file. This prevents the need for a multi-ported write into the register file. The exact order of the writes is non-deterministic based on the present state of the commit unit's writeback engine. This

1.2. Pipeline Stages

does not present data consistency problems given that the scheduler has already taken care of resolving dependencies between the registers.

While the commit unit can only write back one register per cycle, it will continue to do so every cycle until empty, allowing it to drain faster than it will fill. More analysis could be done on whether this is provably the case, but the commit unit will need to be rewritten to support precise interrupts and exceptions, allowing for an orderly (or at least traceable) change of processor state.

1.3 Debug Controller

The JTAGlet is a JTAG TAP written from scratch to allow for easy interfacing between a parallel interface (such as a processor bus) and hardware debug probes. Sitting between Raisin64 and the JTAGlet JTAG TAP is *debug_control.v*. This debug controller exposes JTAG registers from the TAP to the rest of the processor, allowing the debug controller to take over main memory for programming and inspection as well as halt and reset the CPU.

This capability has several advantages. First, it allows for reprogramming the Raisin64 while it's running on an FPGA without waiting for re-synthesis due to a software change. Second, it prevents the synthesizer from optimizing out parts of the processor design that are not reachable with the program preloaded in the instruction RAM.

1.4 Proposed Extensions

Future Work

While out-of-scope for the present period of the project, some initial development was done on *Caches*, an *MMU*, and *Interrupt Unit*, primarily to ensure that they can be integrated into the design without significant modification to the processing pipeline.

These extensions will make the processor capable of running a general purpose operating system (such as Linux) without resorting to software emulation of customarily present hardware.

1.4.1 MMU

Nearly all general purpose operating systems depend on a Memory Management Unit to provide the virtual addressing used by userspace processes¹². The MMU presents each process with an illusory linear address space potentially overlapping with many other processes. Along with the Translation Lookaside Buffer, an MMU critically allows processes to be placed at arbitrary physical addresses (wherever the RAM happens to be free), with pages of that physical memory mapped at the virtual addresses the process expects.

In the Raisin64, the MMU also acts as the first point where the instruction and data caches have a unified window into physical memory, making the processor a split-cache Modified Harvard architecture. Beyond the page tables which are conventionally placed in main memory, the MMU control registers will be present in the machine's memory-map and will be accessible in a kernel-mode unmapped region (that is, the memory addresses used to access the registers will never be mapped by the MMU and will always be passed through without translation).

Proposed MMU Specs:

Page Size 16KB Fixed

VA Width 47-Bits sign-extended

¹ https://www.kernel.org/doc/Documentation/nommu-mmap.txt

² https://wiki.netbsd.org/projects/project/mmu-less/

Page Table Three Level (3x 11-bit entries and 15-bit offset)

The virtual addressing scheme takes inspiration from several modern processor designs as a way to constrain the number of legal virtual addresses while not inhibiting the physical address space available to the MMU. While the virtual addresses are 64-bits, bits 63:47 must be sign-extended (i.e. replicated) from bit 46. This breaks the address space into several proposed regions:

Address	Purpose
0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF	Kernel-Mode Mapped
0xFFFFBFFF_FFFFFFFF - 0xFFFF8000_00000000	Kernel-Mode Unmapped
0xFFFF7FFF_FFFFFFF - 0x00008000_00000000	Invalid
0x00007FFF_FFFFFFF - 0x00000000_00000000	User-Mode Mapped

The following figure from ARM on the MIPS processor's memory map conveys the general principle of using the kernel-mode unmapped segment to allow access to IO registers (MMU configuration included) which are present at a fixed physical address:




Fig. 1: From ARM AN235 Section 3.4³

1.4.2 Interrupt Unit

An Interrupt/Exception unit will be necessary to properly implement virtual memory. Attempting to access an unmapped, evicted, or privileged page from a userspace process should cause the operating system to take over and mitigate the situation (either by loading the page or terminating the process).

³ http://infocenter.arm.com/help/topic/com.arm.doc.dai0235c/index.html#arm_toc13

The Raisin64's processing pipeline will need some modifications to the *Commit Unit*, although first steps have already been taken to add a mechanism allowing register and memory writes to be deferred and re-ordered. This can be expanded with program counter tracking information to ensure that the precise location of an interrupt can be recovered and the processor will not commit the pending results of an issued instruction later in the (now aborted) instruction stream.

1.4.3 Caches

Relatively simple compared to the MMU or Interrupt Unit, caches will likely have the largest impact on the performance of the processor. As the processing pipeline uses a Harvard architecture, the first level of caching is made up of a separate Instruction and Data cache. Each will sit on their respective data ports and provide a small number of highly/fully associative entries that are virtually indexed and virtually tagged.

This scheme will necessitate the flushing of the cache on a context-switch, but as the only known implementations of the Raisin64 are on FPGAs (without the benefit of hardware content-addressable memory), the caches need to be small and flushing their content on a context-switch will only affect a small number of entries.

Proposed Cache Specs:

- L1 Cache Split Instruction/Data
- L1 Data Small N-Way/Fully Associative
- L1 Instruction Small N-Way/Fully Associative
- L1 Tag Scheme Virtually Indexed, Virtually Tagged
- L2 Cache Large Unified 2-Way Set Associative
- L2 Tag Scheme Physically Indexed, Physically Tagged

While a second level cache between the MMU and main memory may be advantageous, the (comparatively) slow clock rates but high speed memory available on an FPGA may eliminate any benefit of another cache.

1.4.4 References

CODE SNIPPETS AND SOFTWARE

Each instruction detail page contains an example of how to use that specific opcode which will not be repeated here. Instead, a few simple programs will presented that work with the *Nexys 4 DDR Reference Implementation*, demonstrating aspects of the ISA or use of the hardware.

While containing a completely different opcode format and compact instruction support, the Raisin64 drew inspiration from MIPS for its instruction set and mnemonics. As a result, several programs I created for a previous academic MIPS design were easily ported to the Raisin64.

2.1 Switch to LED


The Switch to LED program is the simplest proof-of-life for the Nexys 4 DDR board, reading the present position of the switches, and mirroring them onto the array of LEDs located immediately above.

```
.set SW_LADR, 0x00008000
.set LED_LADR, 0x00004000


.text
#Load the sign-extended upper portion of the IO space in R1
lui $r1, 0xFFFFC000

sw_loop:
ori $r2, $r1, SW_LADR #Load the switch address in R2
lw $r3, ($r2)  #and read into R3
ori $r2, $r1, LED_LADR #Now load LED address into R2
sw $r3, ($r2)  #And store R3 into *R2
ji sw_loop  #Repeat

add $r0, $r0, $r0  #NOP (not a delay slot) TODO Fix for assembler frag_
→ misalignment
```



From a simulation of the external hardware, the LED port is seen tracking the SW (switch) port soon after it changes. This can be run on the real hardware with the same result:



2.2 VGA Demo Program

As a non-trivial test of the processor, a demo program was created exercising the VGA subsystem of the Nexys 4 DDR board located at 0xFFFFC000_0004xxxx on the data memory bus. In addition to the switch-to-LED functionality above, it draws a hello world string and continuously iterates through the character set on the lower half of the display.

The assembly demonstrates the use of a stack, as well as useful GNU assembler syntax like defines, macros, data labels, alignment, etc. Also available at: https://github.com/ChrisPVille/raisin64-nexys4ddr/blob/master/software/demo.S

```
#Macros and defines to make life easier
2
   .set IO_HADR, 0xFFFFC000
   .set SW_LADR, 0x00008000
   .set LED_LADR, 0x00004000
   .set VGA_LADR, 0x00040000
   .set COLOR_W, 0xF
9
   .set COLOR_R, 0xC
10
   .set COLOR_G, 0xA
11
   .set COLOR_B, 0x9
12
   .set COLOR_Y, 0xE
13
14
   .set COL, 240
15
   .set ROW, 68
16
17
   #Loads the character and calls printChar (increments R16; R18 needs to be set)
18
   .macro printCharImm char
19
      addi $r17, $zero, \char
20
       jali printChar
21
      addi $r16, $r16, 1
22
23
   .endm
24
   .macro friendly_print col, row, attrib_byte, str_ptr
25
    addi $r16, $zero, \col
26
       addi $r17, $zero, \row
27
       addi $r18, $zero, \attrib_byte
28
       addi $r19, $zero, \str_ptr
29
       jali printStr
30
   .endm
31
32
   .macro fn_enter
33
       addi $sp, $sp, -8 #Allocate 1 word on the stack
34
             $1r, ($sp) #Store the current 1r on the stack
       SW
35
   .endm
36
37
   .macro fn_exit
38
39
       lw $lr, ($sp) #Restore the original lr
       addi $sp, $sp, 8 #Free the stack space we used
40
           $1r #Return
       j
41
42
   .endm
43
   #-----
44
   #Data segment (for the data RAM)
45
46
47
   #Stack space (grows down towards zero)
48
   stack: .space 8*8
49
   stack_init_head:
50
51
52
   #String storage
   hello_str: .asciz "Hello, World!"
53
   greet_str: .asciz "Greetings from "
54
```

(continues on next page)

(continued from previous page)

```
.align 9 #Fill 512
56
57
58
   #Text segment (for the instruction ROM/RAM)
59
60
61
   reset:
62
        #Setup the stack
63
        addi $sp, $zero, stack_init_head
64
65
        #Load the sign-extended upper portion of the IO space in R1
        lui $r1, IO_HADR
68
        ori $r2, $zero, 0xFFFF
        ori $r3, $r1, LED_LADR #Now load LED address into R3
69
             $r2, ($r3)
                                   #And store R2 into *R3
70
71
        #Clear the display
72
        jali clearDisp
73
74
        #Write the plain strings
75
        friendly_print 115 20 0x0f hello_str
76
        friendly_print 110 21 0x0f greet_str
77
78
        #Write the colorful Raisin64
79
        addi $r16, $zero, (21*COL)+125 #Row 21, Col 125
81
        addi $r18, $zero, COLOR_B
        printCharImm 'R'
82
        addi $r18, $zero, COLOR_G
83
        printCharImm 'a'
84
        addi $r18, $zero, COLOR_Y
85
        printCharImm 'i'
86
        addi $r18, $zero, COLOR_R
87
        printCharImm 's'
88
        addi $r18, $zero, COLOR_B
89
        printCharImm 'i'
90
        addi $r18, $zero, COLOR_G
91
92
        printCharImm 'n'
        addi $r18, $zero, COLOR_Y
93
        printCharImm '6'
        addi $r18, $zero, COLOR_R
95
        printCharImm '4'
96
97
        jali reset_finloop
98
        addi $r5, $zero, COL*ROW #Final character
100
    fin_loop:
              $r4, $r1, SW_LADR
                                    #Load the switch address in R4
101
        ori
              $r3, ($r4)
                                    #and read into R3
        lw
102
        ori
              $r4, $r1, LED_LADR #Now load LED address into R4
103
              $r3, ($r4)
                                    #And store R3 into *R4
104
        SW
        jali printChar
105
        addi $r17, $r17, 1
        addi $r18, $r18, 3
107
        addi $r16, $r16, 1
108
        begal $r16, $r5, reset_finloop
109
              fin_loop
110
        jі
                                     #Repeat
   reset_finloop:
111
        addi $r16, $zero, COL*40 #Start at row 40
112
```

(continues on next page)

(continued from previous page)

```
$1r
113
        j
114
   #Clears display
115
   clearDisp:
116
        fn_enter
117
        addi $r16, $zero, ROW*COL
118
        add $r17, $zero, $zero
119
        add $r18, $zero, $zero
120
   clearDisp_loop:
121
        beq $r16, $zero, clearDisp_done
122
        jali printChar
123
        subi $r16, $r16, 1
124
125
        ji clearDisp_loop
   clearDisp_done:
126
        fn exit
127
128
   #Print ASCII string
129
   # R16: Col
130
   # R17: Row
131
    # R18: Attribute
132
   # R19: ASCII String (reference)
133
   printStr:
134
        fn_enter
135
        addi $r4, $zero, COL
                                        #R4 gets Number of Characters in Row
136
        mul $r17, $zero, $r17, $r4 #R17 = NumItemsInCol*RowNum
137
138
        add $r16, $r17, $r16
                                        #R16 = Buffer "Character" number
139
   printStr_nextChar:
140
            $r17, ($r19)
                               \#R17 = Byte in string
141
        1.8
        beq $r17, $zero, printStr_done #Null-Terminator
142
                               #Print the character
143
        jali printChar
        addi $r19, $r19, 1
144
                               #Increment pointers
        addi $r16, $r16, 1
145
        ji printStr_nextChar
146
   printStr_done:
147
        fn_exit
148
149
   #Sends character to video display
   # R16: Display Buffer Offset
152
   # R17: ASCII Character
   # R18: Packed Attribute
153
   printChar:
154
        #We are a leaf function (calls no others).
155
        #Don't bother putting ra on the stack as we
156
        #won't overwrite it with function calls.
157
        slli $r20, $r18, 8
158
        or $r20, $r20, $r17
                                #Prepare the packed VGA control word
159
        andi $r20, $r20, 0xFFFF #and mask it
160
161
        #Prepare the base VGA address in R2
162
        ori $r2, $r1, VGA_LADR
163
        slli $r21, $r16, 3 #Shift the buffer "cell" number
164
        add $r2, $r21, $r2 #Add the cell number to the address
165
                            #Store the result
        SW
             $r20, ($r2)
166
             $1r
167
        j
168
    .align 11 #Fill 2K
```

Given the long fill period at reset, the simulation is simultaneously un-interesting and overwhelming. Suffice it to say, it leads to a colorful demo.



CHAPTER

THREE

TOOLS

As a completely new computer architecture and instruction set, there were no ready-made tools available for assembly, disassembly, linking, debugging, etc. In the spirit of bootstrapping a new system, it was decided early that given the eventual goal to run a general purpose operating system, GCC will be required. GCC leverages binutils, a collection of assembly tools, object file manipulation utilities, as well as a powerful linker.

Using the preliminary instruction set defined early in the semester, binutils was ported to the Raisin64 ISA while the processor was still being developed. With an existing target (the moxie) as a template, the initial port of binutils was made functional by creating/modifying 26 files across the source.

Future Work

The current Raisin64 GNU Assembler port only constructs the 64-bit version of the instruction set. While the linker, disassembler, and other infrastructure tools should support the smaller instruction words (with some testing done to that effect), the assembler will require significant work outside the scope of the present semester.

The software architecture of the template was noted for it's reasonable size (ISA definitions and assembler were in the many-hundred-line range instead of the tens-of-thousands range for MIPS and X86), the Raisin64 is quite dissimilar being 64-bit with an entirely different instruction scheme. The actual assembler core was largely rewritten in what became a deep exploration of the binutils architecture.

3.1 Assembler

Being a port of binutils, the Raisin64 assembler should be familiar and comfortable to use for an assembly language programmer supporting the full set of GNU As features. An effort was made to support MIPS-like syntax with \$r0 or \$zero style register numbering and a opcode \$dest, \$src1, \$src2 format.

Named Registers:

Number	Name	Purpose
\$r0	\$zero	Zero Register
\$r62	\$sp	Stack Pointer (no special meaning to processor/convention only)
\$r63	\$lr	Link Register (Destination for JAL/BEQAL/etc.)

The assembler can be invoked as usual for GNU As:

```
raisin64-elf-as <input file> -o <output.elf>
```

This will produce an ELF that can be manipulated with objdump, objcopy, etc.

An example of the assembly process is in assemble.sh which takes an input assembly file, produces the assembled ELF, extracts the .text and .data sections (containing the instruction and data memories respectively), finally converting them from hex to ASCII using the xxd utility. The result is suitable for the \$readmemh Verilog command:

```
raisin64-elf-as $1 -o prog.elf && raisin64-elf-objdump -s -j .data prog.elf && raisin64-elf-objdump -d -j .text prog.elf && raisin64-elf-objcopy -O binary -j .text prog.elf imem.bin && raisin64-elf-objcopy -O binary -j .data prog.elf dmem.bin && xxd -c 8 -ps imem.bin > imem.hex && xxd -c 8 -ps dmem.bin > dmem.hex
```

3.1.1 Binary Release

A binary release of the Raisin64 binutils was prepared, compatible with most 64-bit linux systems: https://github.com/ChrisPVille/raisin64-binutils/releases

3.1.2 Building from Source

The Raisin64 port can be obtained here: https://github.com/ChrisPVille/raisin64-binutils.

Binutils is mostly free from external dependencies out of necessity, so it should build without too much drama. Just be sure to configure it for the raisin64-elf target. i.e.:

```
./configure --target=raisin64-elf --prefix=<install directory>
make -j<threads>
```

3.2 Debugging

As the Raisin64 was designed with a home grown JTAG controller I wrote recently (the JTAGlet), there was no existing support in any tools. Not that JTAG core support would help much given the new ISA, but keeping with the bootstrap theme, a custom configuration script for OpenOCD was created that uses/misuses the scripting interface to provide communication with the processor's JTAG interface, program the memories, and examine the state of the machine.

Future Work

While the scripting interface was a quick way to support my target, the conventional approach is to write support for targets and JTAG controller in C, releasing a new version of OpenOCD (much like I did with binutils). This will be necessary to support remote debugging (via GDB) and will make future development easier.

The configuration script is too large to repeat here, but is accessible at https://github.com/ChrisPVille/raisin64-cpu/blob/master/support/jtag/raisin64_nodeps_openocd.cfg. It is currently configured for a Bus Blaster v3, but can be easily reconfigured for other JTAG probes.

This script is be invoked by the adjacent programImemDmem.sh <imem.hex> <optional dmem.hex> or as:

18 Chapter 3. Tools

The full set of implemented functions are:

Name	Arguments	Purpose
raisin64_halt	none	Halts the CPU (Required before dumping memory)
raisin64_resume	none	Un-Halts the CPU
raisin64_reset	none	Resets the CPU
raisin64_program	<imem.hex> <dmem.hex></dmem.hex></imem.hex>	Programs Instruction and Data memory, resetting CPU
raisin64_dump_dmem	<addr> <size></size></addr>	Dumps the contents of Data memory
raisin64_dump_imem	<addr> <size></size></addr>	Dumps the contents of Instruction memory

3.2.1 Getting OpenOCD

As the present time, any modern version of OpenOCD can be used along with the script file for the Raisin64.

 $Official\ releases\ are\ at:\ http://openocd.org/getting-openocd/\ The\ future\ Raisin 64\ version\ will\ be\ located:\ https://github.\ com/Chris PVille/raisin 64-openocd$

3.2. Debugging

20 Chapter 3. Tools

CHAPTER

FOUR

NEXYS 4 DDR REFERENCE IMPLEMENTATION

The Nexys 4 DDR (Using a Xilinx Artix-7 series XC7A100T-1CSG324C) was chosen as the reference implementation due to its copious hardware resources, interactive IO, and sufficient memory for a general purpose operating system using the onboard resources. The Raisin64 was connected to memory-mapped peripherals providing access to the LEDs, Switches, and a custom written character oriented VGA controller.

4.1 SoC Peripherals

Included are several trivial IO devices such as the switch and LED interface. These simply wait to be enabled based on the present address and a simple memory map decoder, carrying out the input or output as dictated by the processor's output enable and write signals.

IO Memory Map:

Name	Base Address
LED Output	0xFFFFC000_00004000
Switch Input	0xFFFFC000_00008000
VGA Character/Attribute RAM	0xFFFFC000_00040000

Simple IO Control:

```
//////// IO ////////
wire led_en, sw_en, vga_en;
memory_map memory_map_external(
    .addr(mem_addr_valid ? mem_addr : 64'h0),
    .led(led_en),
    .sw(sw_en),
    .vga(vga_en)
    );
//As noted in raisin64.v because our IO architecture will need to be completely
//re-written with the introduction of caches, we only support 64-bit aligned
//access to IO space for now.
reg[15:0] led_reg;
always @(posedge clk_dig or negedge rst_n) begin
    if(~rst_n) led_reg <= 16'h0;
    else if(led_en & mem_from_cpu_write) led_reg <= mem_from_cpu;</pre>
end
assign LED = led_reg;
```


(continues on next page)

(continued from previous page)

```
//SW uses a small synchronizer
reg[15:0] sw_pre0, sw_pre1;
always @(posedge clk_dig or negedge rst_n) begin
    if(~rst_n) begin
        sw_pre0 <= 16'h0;
        sw_pre1 <= 16'h0;
    end else begin
        sw_pre0 <= sw_pre1;</pre>
        sw_pre1 <= SW;
    end
end
//Data selection
assign mem_to_cpu_ready = mem_addr_valid;
assign mem_to_cpu = sw_en ? sw_pre0 :
                     vga_en ? vga_dout :
                     64'h0;
```

The VGA controller is a much more complicated device, although it presents a simple interface to the CPU. Each "cell" in the video memory is a combined 16-bit character/attribute word, with the least significant 8-bits containing the ASCII character to draw and the most significant 8-bits containing the character's color attributes.

VGA Controller Block Diagram:



More information is available at https://github.com/ChrisPVille/VGA-CharGen

4.2 Required Hardware

- Nexys 4 DDR (Also known as Nexys A7)
- Bus Blaster (or another OpenOCD compatible JTAG Probe)
- · VGA Monitor/Adapter

4.3 Synthesizing the Core

The Vivado 2018.2 project can either be cloned from the project repository (**don't forget** to use the recursive flag), or a pre-packaged release can be downloaded from the release page.

When opening the .xpr in Vivado, it should re-scan the source directories and update its module hierarchy. The project is configured for default non-aggressive implementation options to speed synthesis and place/route. With these

defaults, it should only take one or two minutes to get through implementation on a reasonably fast machine. The resulting utilization should be similar or less than:

Site Type	Used	Fixed	Available	Util%
Slice LUTs	4109	0	63400	6.48
• LUT as Logic	3910	0	63400	6.17
LUT as Memory	199	0	19000	1.05
• LUT as Distributed RAM	176	0		
• LUT as Shift Register	23	0		
Slice Registers	2363	0	126800	1.86
Register as Flip Flop	2363	0	126800	1.86
• Register as Latch	0	0	126800	0.00
F7 Muxes	73	0	31700	0.23
F8 Muxes	0	0	15850	0.00
Block RAM Tile	13	0	135	9.63
• RAMB36E1	13	0	135	9.63
• RAMB18	0	0	270	0.00
DSPs	16	0	240	6.67
• DSP48E1 only	16			

CHAPTER

FIVE

REFERENCE INDEX

5.1 Raisin64 Instruction Set

5.1.1 Overview

The Raisin64's instruction set draws heavily from MIPS with some concepts graciously borrowed from ARM as well. While the programmer's model and instruction set are decoupled from the underlying microarchitecture of the specific implementation, it was nonetheless decided to design the instructions such that a hardwired control unit (see TODO:ref:*Instruction Decode*) could process and set the appropriate signals.

Instructions are variable length (16-64) bit, and some have multiple forms like the *ADD Instruction*. When an instruction has multiple encodings, the opcode is usually the same between the alternate length versions of that instruction, but in all cases the processor expands the 16 and 32-bit versions of the instruction into their canonical 64-bit form, which has a regular encoding. The general instruction formats and opcodes are described below.

But Why?

There is a natural appeal to 64 registers on a 64-bit machine. This means 6 bits are needed in the instruction format to address each register. While 64-bit instructions allow this and efficient loading of immediate values, they waste program space more often than not. Variable length instructions are a good compromise to avoid the size penalty when not necessary.

5.1.2 Instruction Format


There are 6 instruction formats in Raisin64, register and immediate type 16-bit formats (16R and 16I), register and immediate type 32-bit formats (32R and 32I), and a combined register and immediate 64-bit format (64S) as well as a jump format (64J).

Comparing the 16, 32, and 64-bit formats, the smaller instructions contain those instructions which will fit in the reduced number of bits. The larger instruction formats are a super-set of the smaller ones, and whenever an instruction is available in a smaller format, it is available in all larger formats. For example, ADDI is available in 16, 32, and 64-bit instruction size, with the permitted size of the immediate growing as the instruction grows.

The 32 and 64-bit instruction formats share the same Unit/Op numbers, which are effectively the OpCode. The Unit number represents the type of operation while the Op indicates the specific operation requested. This conveniently fits into the first 8 bits of the instruction, making the opcode easier to view and manipulate.

5.1.3 16-bit formats


5.1.3.1 16R - 16-bit Register Format



Size

The 16-bit regsiter format is a compact expression of select instructions operating with one source and one destination register. Instructions normally operating on three registers, such as ADD, instead operate in 2-register mode (i.e. Rd = Rd + Rs).

5.1.3.2 16I - 16-bit Immediate Format



Size


The 16-bit immediate format is used only for ADDI and SUBI, allowing for small increment and decrement operations in a compact format.

5.1.3.3 16-bit OpCode Table

OpCode	Type
0 - ADD	16R
1 - SUB	16R
2 - ADDI	16I
3 - SUBI	16I
4 - SYSCALL	16R
5 - J	16R
6 - JAL	16R
7 - Reserved	

5.1.4 32/64-bit Formats


5.1.4.1 32R - 32-bit Register Format



Size Type

All register type instructions in the Raisin64 are available in 32R format. The only exception of this is the F* FPU call, which also uses the immediate field of the 64S format.


5.1.4.2 32I - 32-bit Immediate Format



Size Type

With the exception of JI, JALI, and LUI, all immediate type instructions in the Raisin64 are available in the 32I format with a 12-bit immediate value.

5.1.4.3 64S - 64-bit Standard Format



All register and immediate type instructions (except the immediate type branch and jump instructions) are available in the unified 64S format. When smaller width instructions are encountered by the Raisin64, they are internally expanded into canonical 64S format before being passed onto the rest of the processor. This 64-bit format has space for 4 registers (allowing for instructions like MUL) in addition to 32-bits of immediate data for shifting, bitwise, and ordinary immediate operations).

5.1.4.4 64J - 64-bit Jump Format

63 62	63 62 61 60 58 57 56 55														32														
11	1	1	11	(Op		1	1	1	1	1	ı	ı			1	lr	'nm)	ı	1	1	1	ı	1		ı		
					—										—														
Size 31	Size Type Unit 31 0												0																
'	ı		- 1		1	1	1	ı	1	ı	1	1	1	ı		1	1	- 1	1	1	1	ı	1	- 1	- 1	- 1	- 1	ı	1
			Imm																										

A special jump format for large displacement JI and JALI, the 64J format allows for a full 56-bit unsigned jump, more than sufficient to cover the entire virtual address space of the Raisin64.

5.1.4.5 32 and 64-bit Unit/Op Table

R/I	Unit	Ор
0	0 - Basic Integer Math	0 - ADD
		1 - SUB
	1 - Compare/Set	0 - SLT
		1 - SLTU
		2 - SGT
		3 - SGTU
	2 - Shift	0 - SLL
		1 - SRA
		2 - SRL
	3 - Bitwise Op	0 - AND
		1 - NOR
		2 - OR
		3 - XOR
	4 - Advanced Integer Math	0 - MUL
		1 - MULU
		2 - DIV
		3 - DIVU
	5 - Reserved	
	6 - Reserved	
	7 - Jump/Special	0 - SYSCALL
		1 - F* (FPU Call) ¹²
		2 - J
		3 - JAL
	0 - Basic Integer Math	0 - ADDI
		1 - SUBI
	1 - Compare/Set	0 - SLTI
		1 - SLTIU
		2 - SGTI
		3 - SGTIU
	2 - Shift	0 - SLLI
		1 - SRAI
		2 - SRLI
	3 - Bitwise Op	0 - ANDI
		1 - NORI

Continued on next page

Table 1 – continued from previous page

R/I	Unit	Ор
		2 - ORI
		3 - XORI
	4 - Regular Load	0 - LW
		1 - L32
		2 - L16
		3 - L8
	5 - Sign-Extend Load	0 - LUI¹
		1 - L32S
		2 - L16S
		3 - L8S
	6 - Store	0 - SW
		1 - S32
		2 - S16
		3 - S8
	7 - Jump Immediate	0 - BEQ
		1 - BEQAL
		2 - JI ¹
		3 - JALI ¹

^{1 64-}bit format only
2 The F* instruction uses the immediate field of 64S to request a specific enumerated service from the FPU. These instructions (and FPU) do not yet exist.

5.1.5 Instructions

5.1.5.1 ADD - Integer Add

Adds registers \$rs1 and \$rs2, placing the result in \$rd.

Usage

```
add $rd, $rs1, $rs2
```

Operation

```
rd = rs1 + rs2;
advance_pc();
```

Encoding

Type 0

 $\mathbf{Unit} \ \ 0$

Op 0

16-bit Opcode 0x0

32-bit Opcode 0x80

64-bit Opcode 0xC0

5.1.5.2 ADDI - Integer Add Immediate

Adds registers \$rs1 and a sign-extended immediate value, placing the result in \$rd.

Usage

```
addi Rd, Rs1, imm
```

Operation

```
Rd = Rs1 + sign_extend(imm);
advance_pc();
```

Encoding

Type 1

 $\mathbf{Unit} \ \ 0$

Op 0

16-bit Opcode 0x2

32-bit Opcode 0xA0

5.1.5.3 AND - Bitwise AND

ANDs $\$ rs1 with $\$, placing the result in $\$.

Usage

```
and $rd, $rs1, $rs2
```

Operation

```
rd = rs1 & rs2;
advance_pc();
```

Encoding

Type 0

Unit 3

Op 0

16-bit Opcode NONE

32-bit Opcode 0x8C

5.1.5.4 ANDI - Bitwise AND Immediate

ANDs \$rs1 with an immediate value, placing the result in \$rd.

Usage

```
and $rd, $rs1, imm
```

Operation

```
rd = rs1 & imm;
advance_pc();
```

Encoding

Type 1

Unit 3

Op 0

16-bit Opcode NONE

32-bit Opcode 0xAC

5.1.5.5 BEQ - Branch if Equal

If the \$rs1 register is equal to the \$rd register, the program branches by the signed immediate displacement. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump.

Tip: An unconditional branch can be accomplished by comparing \$zero with itself.

Usage

```
beq $rd, $rs1, imm
```

Operation

```
if(rd == rs)
   pc = pc+(imm<<1);
else
   advance_pc();</pre>
```

Encoding

Type 1

Unit 7

Op 0

16-bit Opcode NONE

32-bit Opcode 0xBC

5.1.5.6 BEQAL - Branch if Equal And Link

If the \$rs1 register is equal to the \$rd register, the program branches by the signed immediate displacement. The address of the next linear instruction is placed as a return address in r63. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump.

Tip: An unconditional branch can be accomplished by comparing \$zero with itself.

Usage

```
beqal $rd, $rs1, imm
```

Operation

```
if(Rd == Rs)
    r63 = next_pc();
    pc = pc+(imm<<1);
else
    advance_pc();</pre>
```

Encoding

```
Type 1
Unit 7
Op 1
16-bit Opcode NONE
32-bit Opcode 0xBD
64-bit Opcode 0xFD
```

5.1.5.7 DIV - Integer Divide

Divides registers \$rs1 by \$rs2, and places the quotient in \$rd and the remainder in \$rd2, treating operands as 2's complement signed.

Usage

```
div $rd, $rd2, $rs1, $rs2
```

Operation

```
rd = rs1 / rs2;
rd2 = rs1 % rs2;
advance_pc();
```

Encoding

Type 0

Unit 4

Op 2

16-bit Opcode NONE

32-bit Opcode 0x92

5.1.5.8 DIVU - Unsigned Integer Divide

Divides registers \$rs1 by \$rs2, and places the quotient in \$rd and the remainder in \$rd2, treating operands as unsigned.

Usage

```
divu $rd, $rd2, $rs1, $rs2
```

Operation

```
rd = rs1 / rs2;
rd2 = rs1 % rs2;
advance_pc();
```

Encoding

Type 0

Unit 4

Op 3

16-bit Opcode NONE

32-bit Opcode 0x93

5.1.5.9 F* - FPU Call

FPU Call (unimplemented)

Usage

todo

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 7

Op 1

16-bit Opcode NONE

32-bit Opcode NONE

5.1.5.10 J - Jump

Unconditional jump to the instruction in \$rs1.

Usage

j \$rs1

Operation

pc = rs1;

Encoding

Type 0

Unit 7

Op 2

16-bit Opcode 0x5

32-bit Opcode 0x9E

5.1.5.11 JAL - Jump and Link

Unconditional jump to the instruction in \$rs1, placing the return address in \$r63.

Usage

```
jal $rs1
```

Operation

```
r63 = next_pc();
pc = rs;
```

Encoding

Type 0

Unit 7

Op 3

16-bit Opcode 0x6

32-bit Opcode 0x9F

5.1.5.12 JALI - Jump and Link Immediate

Unconditional jump to the immediate value, placing the return address in \$r63. The top 8 bits of the jump destination address are taken from the current program counter. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump. Due to the size of the immediate value, JALI is only available in 64J format.

Usage

```
jali imm
```

Operation

```
r63 = pc + 8;
pc = (pc & 0xff000000000000) | imm<<1;
```

Encoding

Type 1

Unit 7

Op 3

16-bit Opcode NONE

32-bit Opcode NONE

5.1.5.13 JI - Jump Immediate

Unconditional jump to the immediate value. The top 8 bits of the jump destination address are taken from the current program counter. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump. Due to the size of the immediate value, JI is only available in 64J format.

Usage

```
ji imm
```

Operation

```
pc = (pc & 0xff0000000000000) | imm<<1;</pre>
```

Encoding

Type 1

Unit 7

Op 2

16-bit Opcode NONE

32-bit Opcode NONE

5.1.5.14 L16 - Load 16-bit

Loads 16-bit word from address \$rs1 offset by a signed immediate value and places it into \$rd.

Usage

```
116 $rd, imm($rs1)
```

Operation

```
rd[63:16] = 0;
rd[15:8] = *(rs+imm);
rd[7:0] = *(rs+imm+1);
advance_pc();
```

Encoding

Type 1 Unit 4

Op 2

16-bit Opcode NONE

32-bit Opcode 0xB2

5.1.5.15 L16S - Load 16-bit Sign-Extend

Loads 16-bit word from address \$rs1 offset by a signed immediate value and places it into \$rd.

Usage

```
116s $rd, imm($rs1)
```

Operation

```
rd[63:16] = sign_bit(*(rs+imm));
rd[15:8] = *(rs+imm);
rd[7:0] = *(rs+imm+1);
advance_pc();
```

Encoding

Type 1

Unit 5

Op 2

16-bit Opcode NONE

32-bit Opcode 0xB6

5.1.5.16 L32 - Load 32-bit

Loads 32-bit word from address \$rs1 offset by a signed immediate value and places it into \$rd.

Usage

```
132 $rd, imm($rs1)
```

Operation

```
rd[63:32] = 0;
rd[31:24] = *(rs+imm);
rd[23:16] = *(rs+imm+1);
rd[15:8] = *(rs+imm+2);
rd[7:0] = *(rs+imm+3);
advance_pc();
```

Encoding

```
Type 1
Unit 4
Op 1
16-bit Opcode NONE
32-bit Opcode 0xB1
64-bit Opcode 0xF1
```

5.1.5.17 L32S - Load 32-bit Sign-Extend

Loads 32-bit word from address \$rs1 offset by a signed immediate value and places it into \$rd.

Usage

```
132s $rd, imm($rs1)
```

Operation

```
rd[63:32] = sign_bit(*(rs+imm));
rd[31:24] = *(rs+imm);
rd[23:16] = *(rs+imm+1);
rd[15:8] = *(rs+imm+2);
rd[7:0] = *(rs+imm+3);
advance_pc();
```

Encoding

```
Type 1
Unit 5
Op 1
16-bit Opcode NONE
32-bit Opcode 0xB5
64-bit Opcode 0xF5
```

5.1.5.18 L8 - Load 8-bit

Loads 8-bit word from address \$rs1 offset by a signed immediate value and places it into \$rd.

Usage

```
18 $rd, imm($rs1)
```

Operation

```
rd[63:8] = 0;
rd[7:0] = *(rs+imm);
advance_pc();
```

Encoding

Type 1

Unit 4

Op 3

16-bit Opcode NONE

32-bit Opcode 0xB3

5.1.5.19 L8S - Load 8-bit Sign-Extend

Loads 8-bit word from address \$rs1 offset by a signed immediate value and places it into \$rd.

Usage

```
18s $rd, imm($rs1)
```

Operation

```
rd[63:8] = sign_bit(*(rs+imm));
rd[7:0] = *(rs+imm);
advance_pc();
```

Encoding

Type 1

Unit 5

Op 3

16-bit Opcode NONE

32-bit Opcode 0xB7

5.1.5.20 LUI - Load Upper Immediate

Loads the immediate value into the upper 32 bits of \$rd.

Usage

```
lui $rd, imm
```

Operation

```
rd = imm << 32;
advance_pc();</pre>
```

Encoding

Type 1

Unit 5

Op 0

16-bit Opcode NONE

32-bit Opcode NONE

5.1.5.21 LW - Load 64-bit Word

Loads 64-bit word from address \$rs1 offset by a signed immediate value and places it into \$rd.

Usage

```
lw $rd, imm($rs1)
```

Operation

```
rd[63:56] = *(rs+imm);
rd[55:48] = *(rs+imm+1);
rd[47:40] = *(rs+imm+2);
rd[39:32] = *(rs+imm+3);
rd[31:24] = *(rs+imm+4);
rd[23:16] = *(rs+imm+5);
rd[15:8] = *(rs+imm+6);
rd[7:0] = *(rs+imm+7);
advance_pc();
```

Encoding

```
Type 1
Unit 4
Op 0
16-bit Opcode NONE
32-bit Opcode 0xB0
64-bit Opcode 0xF0
```

5.1.5.22 MUL - Integer Multiply

Multiplies registers \$rs1 and \$rs2, and places the results in \$rd and \$rd2, treating operands as 2's complement signed.

Usage

```
mul $rd, $rd2, $rs1, $rs2
```

Operation

```
rd = bottom_64bits(rs1 * rs2);
rd2 = upper_64bits(rs1 * rs2);
advance_pc();
```

Encoding

Type 0

Unit 4

Op 0

16-bit Opcode NONE

32-bit Opcode 0x90

5.1.5.23 MULU - Unsigned Integer Multiply

Multiplies registers \$rs1 and \$rs2, and places the results in \$rd and \$rd2, treating operands as unsigned.

Usage

```
mulu $rd, $rd2, $rs1, $rs2
```

Operation

```
rd = bottom_64bits(rs1 * rs2);
rd2 = upper_64bits(rs1 * rs2);
advance_pc();
```

Encoding

Type 0

Unit 4

Op 1

16-bit Opcode NONE

32-bit Opcode 0x91

5.1.5.24 NOR - Bitwise NOR

NORs rs1 with rs2, placing the result in rd.

Usage

```
nor $rd, $rs1, $rs2
```

Operation

```
rd = ~(rs1|rs2);
advance_pc();
```

Encoding

Type 0

Unit 3

Op 1

16-bit Opcode NONE

32-bit Opcode 0x8D

5.1.5.25 NORI - Bitwise NOR Immediate

NORs \$rs1 with an immediate value, placing the result in \$rd.

Usage

```
nori $rd, $rs1, imm
```

Operation

```
rd = ~(rs1|imm);
advance_pc();
```

Encoding

Type 1

Unit 3

Op 1

16-bit Opcode NONE

32-bit Opcode OxAD

5.1.5.26 OR - Bitwise OR

ORs \$rs1 with \$rs2, placing the result in \$rd.

Usage

```
or $rd, $rs1, $rs2
```

Operation

```
rd = rs1 | rs2;
advance_pc();
```

Encoding

Type 0

Unit 3

Op 2

16-bit Opcode NONE

32-bit Opcode 0x8E

5.1.5.27 ORI - Bitwise OR Immediate

ORs \$rs1 with an immediate value, placing the result in \$rd.

Usage

```
ori $rd, $rs1, imm
```

Operation

```
rd = rs1 | imm;
advance_pc();
```

Encoding

Type 1

Unit 3

Op 2

16-bit Opcode NONE

32-bit Opcode 0xAE

5.1.5.28 S16 - Store 16-bit

Store least significant 16 bits of \$rd into the address located in \$rs1 offset by a signed immediate value.

Usage

```
s16 $rd, imm($rs1)
```

Operation

```
*(rs+imm) = rd[15:8];
*(rs+imm+1) = rd[7:0];
advance_pc();
```

Encoding

Type 1

Unit 6

Op 2

16-bit Opcode NONE

32-bit Opcode 0xBA

5.1.5.29 S32 - Store 32-bit

Store least significant 32 bits of \$rd into the address located in \$rs1 offset by a signed immediate value.

Usage

```
s32 $rd, imm($rs1)
```

Operation

```
* (rs+imm) = rd[31:24];
* (rs+imm+1) = rd[23:16];
* (rs+imm+2) = rd[15:8];
* (rs+imm+3) = rd[7:0];
advance_pc();
```

Encoding

Type 1

Unit 6

Op 1

16-bit Opcode NONE

32-bit Opcode 0xB9

5.1.5.30 S8 - Store 8-bit

Store least significant 8 bits of \$rd into the address located in \$rs1 offset by a signed immediate value.

Usage

```
s8 $rd, imm($rs1)
```

Operation

```
*(rs+imm) = rd[7:0];
advance_pc();
```

Encoding

Type 1

Unit 6

Op 3

16-bit Opcode NONE

32-bit Opcode 0xBB

5.1.5.31 SGT - Set 1 if Greater Than

Sets \$rd as 1 if the signed representation of \$rs1 is greater than than the signed representation of \$rs2, 0 otherwise.

Usage

```
sgt $rd, $rs1, $rs2
```

Operation

```
if((signed) rs1 > (signed) rs2)
  rd = 1;
else
  rd = 0;
advance_pc();
```

Encoding

Type 0

Unit 1

Op 2

16-bit Opcode NONE

32-bit Opcode 0x86

5.1.5.32 SGTI - Set 1 if Greater Than Immediate

Sets \$rd as 1 if the signed representation of \$rs1 is greater than the signed immediate field, 0 otherwise.

Usage

```
sgti $rd, $rs1, imm
```

Operation

```
if((signed) rs1 > (signed) imm)
    rd = 1;
else
    rd = 0;
advance_pc();
```

Encoding

Type 1

Unit 1

Op 2

16-bit Opcode NONE

32-bit Opcode 0xA6

5.1.5.33 SGTIU - Set 1 if Greater Than Immediate Unsigned

Sets \$rd as 1 if the unsigned representation of \$rs1 is greater than the unsigned immediate field, 0 otherwise.

Usage

```
sgtiu $rd, $rs1, imm
```

Operation

```
if((unsigned)rs1 > (unsigned)imm)
  rd = 1;
else
  rd = 0;
advance_pc();
```

Encoding

Type 1

Unit 1

Op 3

16-bit Opcode NONE

32-bit Opcode 0xA7

5.1.5.34 SGTU - Set 1 if Greater Than Unsigned

Sets \$rd as 1 if the unsigned representation of \$rs1 is greater than the unsigned representation of \$rs2, 0 otherwise.

Usage

```
sgtu $rd, $rs1, $rs2
```

Operation

```
if((unsigned)rs1 > (unsigned)rs2)
  rd = 1;
else
  rd = 0;
advance_pc();
```

Encoding

Type 0
Unit 1
Op 3
16-bit Opcode NONE
32-bit Opcode 0x87

5.1.5.35 SLL - Shift Left Logical

Shift the contents of register \$rs1 left by a number of bits specified in \$rs2, storing the result in \$rd

Usage

```
sll $rd, $rs1, $rs2
```

Operation

```
rd = rs1<<rs2;
advance_pc();
```

Encoding

Type 0

Unit 2

Op 0

16-bit Opcode NONE

32-bit Opcode 0x88

5.1.5.36 SLLI - Shift Left Logical Immediate

Shift the contents of register \$rs1 left by a number of bits specified in the immediate field, storing the result in \$rd

Usage

```
slli $rd, $rs1, imm
```

Operation

```
rd = rs1<<imm;
advance_pc();
```

Encoding

Type 1

Unit 2

Op 0

16-bit Opcode NONE

32-bit Opcode 0xA8

5.1.5.37 SLT - Set 1 if Less Than

Sets \$rd as 1 if the signed representation of \$rs1 is less than the signed representation of \$rs2, 0 otherwise.

Usage

```
slt $rd, $rs1, $rs2
```

Operation

```
if((signed)rs1 < (signed)rs2)
  rd = 1;
else
  rd = 0;
advance_pc();</pre>
```

Encoding

Type 0

Unit 1

Op 0

16-bit Opcode NONE

32-bit Opcode 0x84

5.1.5.38 SLTI - Set 1 if Less Than Immediate

Sets \$rd as 1 if the signed representation of \$rs1 is less than the signed immediate field, 0 otherwise.

Usage

```
slti $rd, $rs1, imm
```

Operation

```
if((signed) rs1 < (signed) imm)
  rd = 1;
else
  rd = 0;
advance_pc();</pre>
```

Encoding

Type 1

Unit 1

Op 0

16-bit Opcode NONE

32-bit Opcode 0xA4

64-bit Opcode 0xE4

5.1.5.39 SLTIU - Set 1 if Less Than Immediate Unsigned

Sets \$rd as 1 if the unsigned representation of \$rs1 is less than the unsigned immediate field, 0 otherwise.

Usage

```
sltiu $rd, $rs1, imm
```

Operation

```
if((unsigned) rs1 < (unsigned) imm)
  rd = 1;
else
  rd = 0;
advance_pc();</pre>
```

Encoding

Type 1

Unit 1

Op 1

16-bit Opcode NONE

32-bit Opcode 0xA5

64-bit Opcode 0xE5

5.1.5.40 SLTU - Set 1 if Less Than Unsigned

Sets \$rd as 1 if the unsigned representation of \$rs1 is less than the unsigned representation of \$rs2, 0 otherwise.

Usage

```
sltu $rd, $rs1, $rs2
```

Operation

```
if((unsigned)rs1 < (unsigned)rs2)
  rd = 1;
else
  rd = 0;
advance_pc();</pre>
```

Encoding

```
Type 0
Unit 1
Op 1
16-bit Opcode NONE
32-bit Opcode 0x85
64-bit Opcode 0xC5
```

5.1.5.41 SRA - Shift Right Arithmetic

Shift the contents of register rs1 right by a number of bits specified in rs2, sign-extending the value from rs1 and storing the result in rd

Usage

```
sra $rd, $rs1, $rs2
```

Operation

```
rd = sign_extend(rs1)>>rs2;
advance_pc();
```

Encoding

Type 0

Unit 2

Op 1

16-bit Opcode NONE

32-bit Opcode 0x89

64-bit Opcode 0xC9

5.1.5.42 SRAI - Shift Right Arithmetic Immediate

Shift the contents of register \$rs1 right by a number of bits specified in the immediate field, sign-extending the value from \$rs1 and storing the result in \$rd

Usage

```
srai $rd, $rs1, imm
```

Operation

```
rd = sign_extend(rs1)>>imm;
advance_pc();
```

Encoding

Type 1

Unit 2

Op 1

16-bit Opcode NONE

32-bit Opcode 0xA9

64-bit Opcode 0xE9

5.1.5.43 SRL - Shift Right Logical

Shift the contents of register \$rs1 right by a number of bits specified in \$rs2, storing the result in \$rd

Usage

```
srl $rd, $rs1, $rs2
```

Operation

```
rd = rs1>>rs2;
advance_pc();
```

Encoding

Type 0

Unit 2

Op 2

16-bit Opcode NONE

32-bit Opcode 0x8A

64-bit Opcode 0xC8

5.1.5.44 SRLI - Shift Right Logical Immediate

Shift the contents of register \$rs1 right by a number of bits specified in the immediate field, storing the result in \$rd

Usage

```
srli $rd, $rs1, imm
```

Operation

```
rd = rs1>>imm;
advance_pc();
```

Encoding

Type 1

Unit 2

Op 2

16-bit Opcode NONE

32-bit Opcode OxAA

64-bit Opcode 0xEA

5.1.5.45 SUB - Integer Subtract

Subtracts register $\prom \prop 1, placing the result in \prop 1.$

Usage

```
sub $rd, $rs1, $rs2
```

Operation

```
rd = rs1 - rs2;
advance_pc();
```

Encoding

Type 0

Unit 0

Op 1

16-bit Opcode 0x1

32-bit Opcode 0x81

64-bit Opcode 0xC1

5.1.5.46 SUBI - Integer Subtract Immediate

Subtracts a sign-extended immediate value from register \$rs1, placing the result in \$rd.

Usage

```
subi Rd, Rs1, imm
```

Operation

```
Rd = Rs1 - sign_extend(imm);
advance_pc();
```

Encoding

Type 1
Unit 0
Op 1
16-bit Opcode 0x3
32-bit Opcode 0xA1
64-bit Opcode 0xE1

5.1.5.47 SW - Store 64-bit Word

Store 64-bit word \$rd into the address located in \$rs1 offset by a signed immediate value.

Usage

```
sw $rd, imm($rs1)
```

Operation

```
*(rs+imm) = rd[63:56];
*(rs+imm+1) = rd[55:48];
*(rs+imm+2) = rd[47:40];
*(rs+imm+3) = rd[39:32];
*(rs+imm+4) = rd[31:24];
*(rs+imm+5) = rd[23:16];
*(rs+imm+6) = rd[15:8];
*(rs+imm+7) = rd[7:0];
advance_pc();
```

Encoding

Type 1

Unit 6

Op 0

16-bit Opcode NONE

32-bit Opcode 0xB8

64-bit Opcode 0xF8

5.1.5.48 SYSCALL - System Call

Request for kernel service (presently unimplemented pending addition of interrupts).

Usage

syscall

Operation

```
todo;
advance_pc();
```

Encoding

Type 0

Unit 7

Op 0

16-bit Opcode 0x4

32-bit Opcode 0x9C

64-bit Opcode 0xDC

5.1.5.49 XOR - Bitwise XOR

XORs $\$ rs1 with $\$, placing the result in $\$.

Usage

```
xor $rd, $rs1, $rs2
```

Operation

```
rd = rs1 ^ rs2;
advance_pc();
```

Encoding

Type 0

Unit 3

Op 3

16-bit Opcode NONE

32-bit Opcode 0x8F

64-bit Opcode 0xCF

5.1.5.50 XORI - Bitwise XOR Immediate

XORs \$rs1 with an immediate value, placing the result in \$rd.

Usage

```
xori $rd, $rs1, imm
```

Operation

```
rd = rs1 ^ imm;
advance_pc();
```

Encoding

Type 1

Unit 3

Op 3


16-bit Opcode NONE

32-bit Opcode 0xAF

64-bit Opcode 0xEF

5.2 Verilog Module Index

5.2.1 commit.v



module commit(


//# {{clocks|Clocking}}

```
input clk,
       input rst_n,
4
        //# {{data|Execution Units Results}}
6
       input[63:0] alu1_result,
        input[63:0] alu2_result,
        input[63:0] advint_result,
        input[63:0] advint_result2,
10
        input[63:0] memunit_result,
11
       input[63:0] branch_result,
12
13
       input[5:0] alu1_rn,
15
       input[5:0] alu2_rn,
       input[5:0] advint_rn,
16
        input[5:0] advint_rn2,
17
       input[5:0] memunit_rn,
18
19
        //# {{control|Execution Units Control}}
20
       input alu1_valid,
21
        input alu2_valid,
22
       input advint_valid,
23
       input memunit_valid,
24
       input branch_valid,
25
26
       output alu1_stall,
       output alu2_stall,
       output advint_stall,
29
       output memunit stall,
30
       output branch_stall,
31
32
        //# {{data|Register File Data}}
33
       output[63:0] write_data,
34
       output[5:0] write_rn
35
36
37
       localparam STATE_IDLE = 3'h0;
38
       localparam STATE_P1 = 3'h1;
39
       localparam STATE_P2 = 3'h2;
40
41
       localparam STATE_P3 = 3'h3;
42
       localparam STATE_P4 = 3'h4;
       localparam STATE P5 = 3'h5;
43
       localparam STATE_P6 = 3'h6;
44
45
       reg[2:0] state, next_state;
46
47
       reg[5:0] pending_rn[1:6];
48
       reg[63:0] pending_data[1:6];
49
       reg[6:1] pending_valid;
50
51
       //TODO Finish exception handling by un-stalling the ex units in strict order of
52
   →issue (via external counting table)
       //For now, no exceptions are implemented.
53
54
       assign alu1_stall = pending_valid[1] && state != STATE_P1;
       assign alu2 stall = pending valid[2] && state != STATE P2;
55
       assign advint_stall = (pending_valid[3] && state != STATE_P3) | (pending_valid[4]_
56
   →&& state != STATE P4);
       assign memunit_stall = pending_valid[5] && state != STATE_P5;
```

```
assign branch_stall = pending_valid[6] && state != STATE_P6;
58
        integer i;
60
61
         //TODO A side-effect of the current implementation is that a short running.
63
    →instruction issued after a long running
        //one which affects the same destination register might get written/overwritten,
64
    →in the wrong order. This will be
        //fixed by the proposed PC instruction graduation control table necessary for ...
65
    \rightarrow exceptions
        //The *unit*_valid signals need to remain high for only one cycle per transaction.
    →or all hell will break loose.
        always @(posedge clk or negedge rst_n)
68
        begin
69
             if(~rst_n) begin
70
                  for(i = 1; i <= 6; i = i + 1) begin</pre>
71
                       pending_data[i] <= 64'h0;</pre>
72
                      pending_rn[i] <= 6'h0;</pre>
73
                      pending_valid[i] <= 0;</pre>
74
                  end
75
             end else begin
76
                  case (state)
77
                  STATE_P1: pending_valid[1] <= 0;</pre>
                  STATE_P2: pending_valid[2] <= 0;</pre>
                  STATE_P3: pending_valid[3] <= 0;</pre>
80
                  STATE_P4: pending_valid[4] <= 0;</pre>
81
                  STATE_P5: pending_valid[5] <= 0;</pre>
82
                  STATE_P6: pending_valid[6] <= 0;</pre>
83
                  endcase
84
85
                  if (alu1_valid & |alu1_rn) begin
86
                      pending_data[1] <= alu1_result;</pre>
87
                      pending_rn[1] <= alu1_rn;</pre>
88
                      pending_valid[1] <= 1;</pre>
89
90
                  end if (alu2_valid & |alu2_rn) begin
                      pending_data[2] <= alu2_result;</pre>
                      pending_rn[2] <= alu2_rn;</pre>
93
                      pending_valid[2] <= 1;</pre>
94
95
                  end if(advint_valid & (|advint_rn | |advint_rn2)) begin
                      pending_data[3] <= advint_result;</pre>
97
98
                      pending_rn[3] <= advint_rn;</pre>
                      pending_valid[3] <= 1;</pre>
                      pending_data[4] <= advint_result2;</pre>
100
                      pending_rn[4] <= advint_rn2;</pre>
101
                      pending_valid[4] <= 1;</pre>
102
103
                  end if(memunit_valid & |memunit_rn) begin
104
                       pending_data[5] <= memunit_result;</pre>
                      pending_rn[5] <= memunit_rn;</pre>
106
                      pending_valid[5] <= 1;</pre>
107
108
                  end if (branch_valid) begin
109
                      pending_data[6] <= branch_result;</pre>
```


```
111
                     pending_rn[6] <= 6'd63;</pre>
                     pending_valid[6] <= 1;</pre>
112
                 end
113
            end
114
        end
115
116
        always @(posedge clk or negedge rst_n)
117
        begin
118
            if(~rst_n) state <= STATE_IDLE;</pre>
119
            else state <= next_state;</pre>
120
121
        end
122
123
        always @(*)
        begin
124
            if((pending_valid[6] & state != STATE_P6) | branch_valid) next_state = STATE_
125
    -P6:
            else if((pending_valid[5] & state != STATE_P5) | (memunit_valid & |memunit_
126
    →rn)) next_state = STATE_P5;
            else if((pending_valid[4] & state != STATE_P4) | (advint_valid & |advint_
127
    →rn2)) next_state = STATE_P4;
            else if((pending_valid[3] & state != STATE_P3) | (advint_valid & |advint_rn))...
128
    →next_state = STATE_P3;
            else if((pending_valid[2] & state != STATE_P2) | (alu2_valid & |alu2_rn))_
129
    →next_state = STATE_P2;
            else if((pending_valid[1] & state != STATE_P1) | (alu1_valid & |alu1_rn))_
130
    →next_state = STATE_P1;
            else next_state = STATE_IDLE;
131
        end
132
133
        assign write_data = state == STATE_P1 ? pending_data[1] :
134
                              state == STATE_P2 ? pending_data[2] :
135
                              state == STATE_P3 ? pending_data[3] :
136
                              state == STATE_P4 ? pending_data[4] :
137
                              state == STATE_P5 ? pending_data[5] :
138
                              state == STATE_P6 ? pending_data[6] :
139
                              64'h0;
140
141
        assign write_rn = state == STATE_P1 ? pending_rn[1] :
142
                            state == STATE_P2 ? pending_rn[2] :
                            state == STATE_P3 ? pending_rn[3] :
144
                            state == STATE P4 ? pending rn[4] :
145
                            state == STATE_P5 ? pending_rn[5] :
146
                            state == STATE_P6 ? pending_rn[6] :
147
                            6'h0;
148
149
    endmodule
150
```

5.2.2 de badDetect.v



```
//Raisin64 Decode Unit - Bad Opcode Detector
   module de_badDetect(
       //# {{data|Instruction Data}}
4
       input[63:56] instOpByteIn,
5
6
       //# {{control|Control Signals}}
7
       output badOpcode
       );
10
       `include "de isa def.vh"
11
12
       reg badOpcode_pre;
13
       wire is16, is32, is64;
       assign badOpcode = badOpcode_pre;
16
17
       assign is16 = ~instOpByteIn[63];
18
       assign is32 = instOpByteIn[63:62] == 2'h2;
19
       assign is64 = instOpByteIn[63:62] == 2'h3;
20
21
       //Detects and flags invalid opcodes
22
       always @(*)
23
       begin
24
           badOpcode_pre = 0;
25
26
           if(is16 && instOpByteIn[62:60] == 3'h7) badOpcode_pre = 1;
27
           else if(is32 | is64)
           begin
29
                case(instOpByteIn[61:56])
30
                     OP BAD 02, `OP BAD 03, `OP BAD 0B, `OP BAD 14, `OP BAD 15,
31
                     `OP_BAD_16, `OP_BAD_17, `OP_BAD_18, `OP_BAD_19, `OP_BAD_1A,
32
                     `OP_BAD_1B, `OP_BAD_22, `OP_BAD_23, `OP_BAD_2B: badOpcode_pre = 1;
33
                     OP_FSTAR, OP_LUI, OP_JALI, OP_JI: if(is32) badOpcode_pre = 1;
34
                endcase
35
           end
36
       end
37
   endmodule
```

5.2.3 de canonicalize.v



```
//Raisin64 Decode Unit - Opcode Canonicalization
   //Converts compact instructions into their true 64-bit native format
2
   module de_canonicalize(
       //# {{data|Instruction Data}}
       input[63:0] instIn,
6
       output[63:0] instOut
       );
       `include "de_isa_def.vh"
10
11
       reg[63:0] instOut_pre;
12
       assign instOut = instOut_pre;
13
14
       //Expands input instruction into full 64-bit format
15
       always @(*)
16
       begin
           instOut_pre = 64'h0;
19
            //Set the output size field appropriately
20
           instOut\_pre[63:62] = 2'h3;
21
22
            //16-Bit input instructions
23
24
           if(~instIn[63])
           begin
25
                //Switch on Opcode field
26
                case(instIn[62:60])
27
                     OP16_ADD:
                                    instOut_pre[61:56] = `OP_ADD; //ADD Rd = Rd + Rs
28
                     OP16_SUB:
                                    instOut_pre[61:56] = `OP_SUB; //SUB Rd = Rd - Rs
29
                                    instOut_pre[61:56] = `OP_ADDI; //ADDI Rd = Rd + sign_
                     OP16_ADDI:
    →extend(imm)
31
                     `OP16 SUBI:
                                    instOut_pre[61:56] = `OP_SUBI; //SUBI Rd = Rd - imm
                     OP16 SYSCALL: instOut pre[61:56] = `OP SYSCALL; //SYSCALL
32
                                    instOut\_pre[61:56] = OP\_J; //J Rs
                     OP16 J:
33
                                    instOut_pre[61:56] = `OP_JAL; //JAL Rs
                     `OP16 JAL:
34
35
                endcase
                instOut_pre[55:50] = instIn[59:54]; //Put the Rd/Rs1 into Rd
37
                instOut_pre[49:44] = 6'h0; //Rd2 is not used in this format
38
                instOut_pre[43:38] = instIn[59:54]; //Put the Rd/Rs1 into Rs1
39
                instOut_pre[37:32] = instIn[53:48]; //Populate Rs2 (imm type instructions...)
40
   ⇒ignore this)
41
                //Sign extended immediate field and populate
42
43
                instOut\_pre[31:0] = \{\{26\{instIn[53]\}\}, instIn[53:48]\}; //reg type.
    ⇒instructions ignore this
44
           end
45
            //32-bit instructions
```

```
else if(~instIn[62])
47
           begin
48
                instOut_pre[61:56] = instIn[61:56]; //Set Type/Unit/Op fields
49
                instOut_pre[55:50] = instIn[55:50]; //Set Rd
50
51
                //32I-Type instruction
52
                if(instIn[61]) begin
53
                    instOut_pre[43:38] = instIn[49:44]; //Set Rs1
54
55
                    //Sign-Extended type
56
                    if(instIn[60] || //Most sign-extended Ops (remember, JALI and JI are_
57
    ⇒invalid for 32I)
                       instIn[60:58] == 3'h0 || //ADDI/SUBI signed versions sign extend
                       instIn[61:56] == `OP_SLTI || //SLTI and SGTI are signed and sign.
59
   →extend
                       instIn[61:56] == `OP_SGTI)
60
                           instOut_pre[31:0] = {{20{instIn[43]}},instIn[43:32]};
61
                    //Non Sign-extended type
62
                    else instOut_pre[11:0] = instIn[43:32];
63
64
                //32R-Type instructions
65
                end else begin
66
                    //Set the other operands
67
                    instOut_pre[49:32] = instIn[49:32];
68
                    //No immediate
71
                end
           end
72.
            //64-bit instructions
73
            else instOut_pre = instIn;
74
       end
75
   endmodule
```

5.2.4 debug control.v

```
jtag_tck
                                                   itag td
                                             cpu imem add
        jtag_tms
                                     cpu debug to imem dat
        jtag_tdi
cpu imem c
                                              cpu imem w
                                             cpu dmem add
                                    cpu debug to dmem dat
        cpu_imem_to_debug_data_ready
                                              cpu dmem c
       cpu_dmem_to_debug_data
                                              cpu dmem w
       cpu_dmem_to_debug_data_ready
                                               cpu halt cp
                                             cpu resetn cp
```


```
/* debug_control.v
    * Example Debug Controller for a simple CPU using the JTAGlet interface
    * Copyright 2018 Christopher Parish
    * Licensed under the Apache License, Version 2.0 (the "License");
    * you may not use this file except in compliance with the License.
10
    * You may obtain a copy of the License at
11
12
        http://www.apache.org/licenses/LICENSE-2.0
13
14
    * Unless required by applicable law or agreed to in writing, software
15
    * distributed under the License is distributed on an "AS IS" BASIS,
16
    * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
17
    * See the License for the specific language governing permissions and
18
    * limitations under the License.
19
20
21
   module debug_control(
22
23
       input jtag_tck,
       input jtag_tms,
24
       input jtag_tdi,
25
       input jtag_trst,
26
       output jtag_tdo,
27
28
       input sys_rstn, //System reset. Should NOT be externally tied to our cpu_resetn_
   ⇔cpu output
30
       input cpu_clk,
```

```
32
       output reg[63:0] cpu_imem_addr,
33
       output reg[63:0] cpu_debug_to_imem_data,
34
       input[63:0] cpu_imem_to_debug_data,
35
       input cpu_imem_to_debug_data_ready,
       output reg cpu_imem_ce,
37
       output reg cpu_imem_we,
38
39
       output reg[63:0] cpu_dmem_addr,
40
       output reg[63:0] cpu_debug_to_dmem_data,
41
       input[63:0] cpu_dmem_to_debug_data,
42
       input cpu_dmem_to_debug_data_ready,
43
       output reg cpu_dmem_ce,
45
       output reg cpu_dmem_we,
46
       output req cpu_halt_cpu,
47
       output cpu_resetn_cpu
48
       );
49
50
       //Signals from the JTAG TAP to the synchronizer
51
       wire jtag_userOp_ready;
52
53
       //Resulting signal in the CPU domain
54
       wire cpu_userOp_ready;
55
       //Requested operation/data from the TAP in the JTAG domain
       wire[7:0] jtag_userOp;
58
       wire[63:0] jtag_userData;
59
60
       reg[63:0] cpu_userData;
61
62
63
       //The Jtaglet JTAG TAP
       jtaglet #(.ID_PARTVER(4'h1), .ID_PARTNUM(16'hCAFE), .ID_MANF(11'h035), .USERDATA_
64
   \rightarrowLEN(64)) jtag_if
            (.tck(jtag_tck), .tms(jtag_tms), .tdo(jtag_tdo), .tdi(jtag_tdi), .trst(jtag_
65
   →trst),
             .userData_out(jtag_userData), .userData_in(cpu_userData), .userOp(jtag_
66
   →userOp),
             .userOp_ready(jtag_userOp_ready));
68
       //Synchronizer to take the userOp ready signal into the CPU clock domain
69
       ff_sync #(.WIDTH(1)) userOpReady_toCPUDomain
70
            (.clk(cpu_clk), .rst_p(~sys_rstn), .in_async(jtag_userOp_ready), .out(cpu_
71
   →userOp_ready));
72
       //Stateless debug operations (which ignore debug register contents)
73
       localparam DEBUGOP_NOOP_OP
                                         = 8'h00;
74
       localparam DEBUGOP CPUHALT OP
75
       localparam DEBUGOP_CPURESUME_OP = 8'h02;
76
       localparam DEBUGOP_CPURESET_OP = 8'h03;
77
       //Debug operations (use previously stored data to carry out an operation)
       localparam DEBUGOP_READIMEM_OP = 8'h04;
80
       localparam DEBUGOP WRITEIMEM OP = 8'h05;
81
       localparam DEBUGOP READDMEM OP = 8'h06;
82
       localparam DEBUGOP_WRITEDMEM_OP = 8'h07;
83
```

```
//Load/store debug operations (have no side-effects apart from
85
        //loading/storing the appropriate debug register)
86
        localparam DEBUGOP_IADDR_REG
                                             = 8'h80;
87
        localparam DEBUGOP_IDATA_REG
                                             = 8'h81;
88
        localparam DEBUGOP_DADDR_REG
                                             = 8'h82;
        localparam DEBUGOP_DDATA_REG
                                              = 8'h83;
90
        localparam DEBUGOP_CPUFLAGS_REG = 8'h84;
91
92
        reg cpu_userOp_ready_last;
93
        wire execUserOp = ~cpu_userOp_ready_last & cpu_userOp_ready;
0.1
95
        always @(posedge cpu_clk or negedge sys_rstn) begin
             if(~sys_rstn) cpu_userOp_ready_last <= 0;</pre>
             else cpu_userOp_ready_last <= cpu_userOp_ready;</pre>
98
        end
99
100
        always @(posedge cpu_clk or negedge sys_rstn) begin
101
             if(~sys_rstn) begin
102
                 cpu_imem_we <= 0;
103
                 cpu_imem_ce <= 0;
104
             end else begin
105
                 cpu_imem_we <= 0;
106
                 cpu_imem_ce <= 0;
107
108
                 if (execUserOp) case(jtag_userOp)
                      DEBUGOP_READIMEM_OP: cpu_imem_ce <= 1;</pre>
110
                      DEBUGOP_WRITEIMEM_OP: begin
                           cpu_imem_we <= 1;
111
                           cpu_imem_ce <= 1;
112
113
                      end
                 endcase
114
             end
115
        end
116
117
        always @(posedge cpu_clk or negedge sys_rstn) begin
118
             if(~sys_rstn) begin
119
                 cpu_dmem_we <= 0;
120
121
                 cpu_dmem_ce <= 0;
             end else begin
122
                 cpu_dmem_we <= 0;
                 cpu_dmem_ce <= 0;
124
                 if (execUserOp) case(jtag_userOp)
125
                      DEBUGOP_READDMEM_OP: cpu_dmem_ce <= 1;</pre>
126
                      DEBUGOP WRITEDMEM OP: begin
127
                           cpu_dmem_we <= 1;
128
129
                           cpu_dmem_ce <= 1;
                      end
130
                 endcase
131
             end
132
        end
133
134
135
        always @(posedge cpu_clk) begin
             if (execUserOp) case(jtag_userOp)
136
137
                 DEBUGOP_IADDR_REG: cpu_imem_addr <= jtag_userData;</pre>
             endcase
138
        end
139
140
        always @(posedge cpu_clk) begin
141
```

```
if (execUserOp) case(jtag_userOp)
142
                  DEBUGOP_IDATA_REG: cpu_debug_to_imem_data <= jtag_userData;</pre>
143
             endcase
144
        end
145
        always @(posedge cpu_clk) begin
147
             if (execUserOp) case(jtag_userOp)
148
                  DEBUGOP_DADDR_REG: cpu_dmem_addr <= jtag_userData;</pre>
149
             endcase
150
        end
151
152
        always @(posedge cpu_clk) begin
153
154
             if(execUserOp) case(jtag_userOp)
                 DEBUGOP DDATA REG: cpu_debug_to_dmem_data <= jtag_userData;
155
             endcase
156
        end
157
158
        always @(posedge cpu_clk or negedge sys_rstn) begin
159
             if(~sys_rstn) begin
160
                  cpu_userData <= 0;
161
             end else begin
162
                  if(cpu_imem_to_debug_data_ready) cpu_userData <= cpu_imem_to_debug_data;</pre>
163
                  else if(cpu_dmem_to_debug_data_ready) cpu_userData <= cpu_dmem_to_debug_</pre>
164
    -data:
             end
165
        end
166
167
        //Reset Stretcher
168
169
        req requestReset;
        reg[9:0] resetStretch;
170
171
        assign cpu_resetn_cpu = ~(|resetStretch);
        always @(posedge cpu_clk or negedge sys_rstn) begin
172
             if(~sys_rstn) resetStretch <= 10'b0;</pre>
173
             else if(requestReset) resetStretch <= {10{1'b1}};</pre>
174
             else if(resetStretch != 0) resetStretch <= resetStretch - 1;</pre>
175
        end
176
177
        always @(posedge cpu_clk or negedge sys_rstn) begin
179
             if(~sys_rstn) begin
                  cpu_halt_cpu <= 0;
180
                  requestReset <= 0;
181
             end else begin
182
                  requestReset <= 0;
183
                  if(execUserOp) case(jtag_userOp)
184
185
                      DEBUGOP_CPUHALT_OP: cpu_halt_cpu <= 1;</pre>
                      DEBUGOP_CPURESUME_OP: cpu_halt_cpu <= 0;</pre>
186
                      DEBUGOP CPURESET OP: begin
187
                           cpu_halt_cpu <= 0;
188
189
                           requestReset <= 1;
190
                      end
191
                  endcase
             end
192
        end
193
194
    endmodule
195
```

5.2.5 decode.v




```
//Raisin64 Instruction Decode
   module decode (
       //# {{clocks|Clocking}}
       input clk,
       input rst_n,
       //# {{data|Fetch Data}}
       input[63:0] instIn,
9
10
       //# {{data|Instruction Data Fields}}
11
12
       output reg type,
       output reg[2:0] unit,
13
       output reg[1:0] op,
```

```
output reg[5:0] rs1_rn,
15
       output reg[5:0] rs2_rn,
16
       output reg[5:0] rd_rn,
17
       output reg[5:0] rd2_rn,
18
       output reg[63:0] imm_data,
19
20
        //Indicates which registers are loaded for this instruction
21
       output reg[5:0] r1_rn,
22
       output reg[5:0] r2_rn,
23
24
        //# {{control|Scheduler Feedback}}
25
       input stall,
27
       input cancel
       );
28
29
       wire[63:0] canonInst;
30
       wire badOpcode;
31
32
       de_canonicalize de_canonicalize_1(
33
            .instIn(instIn), .instOut(canonInst)
34
            );
35
36
       de_badDetect de_badDetect_1(
37
            .instOpByteIn(instIn[63:56]), .badOpcode(badOpcode)
38
            );
       reg load_rs1, load_rs1_rs2, load_rs1_rd;
41
42.
       reg signedImm;
43
44
45
       always @(*) begin
46
            signedImm = 0;
            casex (canonInst [60:56])
47
            5'b000xx, //ADD, SUB
48
            5'b001x0, //SLTI, SGTI
49
            5'b10xxx, //LW, L32, L16, L8, LUI, L32S, L16S, L8S
50
            5'b110xx, //SW, S32, S16, S8
51
            5'b1110x: signedImm = 1; //BEQ, BEQAL
            endcase
       end
54
55
56
       wire ji_type;
       assign ji_type = &canonInst[61:57]; //Imm Type, Unit 7, JALI or JI
57
58
59
       always @(*) begin
            load_rs1 = 0;
60
            load_rs1_rs2 = 0;
61
            load_rs1_rd = 0;
62
63
            if(~canonInst[61]) begin //R-Type
64
                if(canonInst[60:58] < 3'h5 || //Units 0-4
                   (&canonInst[60:58] && canonInst[57:56] == 2'h1)) begin //F* Inst
                     load_rs1_rs2 = 1;
67
                end else if(&canonInst[60:58] & canonInst[57]) begin //JAL, J
68
                     load_rs1 = 1;
69
70
                end
            end else begin //I-Type
```

```
if(canonInst[60:58] < 3'h5 || //Units 0-4
72
                    canonInst[60:58] == 3'h5 && |canonInst[57:56]) begin //Unit 5 except LUI
73
                      load_rs1 = 1;
74
                 end else if(canonInst[60:58] == 3'h6 | //Unit 6
75
                    &canonInst[60:58] & ~canonInst[57]) begin //BEQ, BEQAL
                      load_rs1_rd = 1;
77
                 end
78
             end
79
        end
80
81
        always @(posedge clk or negedge rst_n)
82
        begin
83
             if(~rst_n) begin
                 type <= 0;
85
                 unit <= 0;
86
                 op <= 0;
87
                 rs1_rn <= 0;
88
                 rs2_rn <= 0;
89
                 rd_rn <= 0;
90
                 rd2_rn <= 0;
91
                 imm_data <= 0;</pre>
92
                 r1_rn <= 0;
93
                 r2_rn <= 0;
94
             end else begin
95
                 if(cancel) begin
                      type <= 0;
                      unit <= 0;
98
                      op <= 0;
                      rs1_rn <= 0;
100
                      rs2_rn <= 0;
101
102
                      rd_rn <= 0;
                      rd2_rn <= 0;
103
                      imm_data <= 0;</pre>
104
                      r1_rn <= 0;
105
                      r2_rn <= 0;
106
                 end else if(~stall) begin
107
108
                      type <= canonInst[61];</pre>
                      unit <= canonInst[60:58];
110
                      op <= canonInst[57:56];
                      rs1_rn <= canonInst[43:38];
111
                      rs2 rn <= canonInst[37:32];
112
                      rd_rn <= canonInst[55:50];
113
                      rd2_rn <= canonInst[49:44];
114
                      imm_data <= ji_type ? {{7{1'b0}}},canonInst[55:0],1'b0} : //TODO Need_</pre>
115
    →to decide how upper bits are handled
                                    signedImm ? {{32{canonInst[31]}}, canonInst[31:0]} :
116
                                    {{32{1'b0}}, canonInst[31:0]};
117
118
                      r1_rn \le (load_rs1|load_rs1_rs2|load_rs1_rd) ? canonInst[43:38] : 6
119
    \rightarrow 'h0;
120
                      r2_rn <= load_rs1_rd ? canonInst[55:50] :
                                                load_rs1_rs2 ? canonInst[37:32] :
121
122
                                                6'h0;
                 end
123
             end
124
        end
125
```

endmodule


5.2.6 ex_advint.v



```
//Raisin64 Execute Unit - Advanced Integer Unit
   module ex_advint(
       //# {{clocks|Clocking}}
       input clk,
5
       input rst_n,
6
       //# {{data|ALU Data}}
       input[63:0] in1,
       input[63:0] in2,
       output reg[63:0] out,
11
       output reg[63:0] out2,
12
13
       //# {{control|Dispatch Control Signals}}
14
       input ex_enable,
15
       output ex_busy,
16
       input[5:0] rd_in_rn,
17
       input[5:0] rd2_in_rn,
18
       input[2:0] unit,
```


```
input[1:0] op,
20
21
        //# {{control|Commit Control Signals}}
22
        output reg[5:0] rd_out_rn,
23
        output reg[5:0] rd2_out_rn,
24
        output reg valid,
25
        input stall
26
        );
27
28
       wire[63:0] out_pre;
29
       wire[63:0] out2_pre;
30
        //We allow the next result to register when we aren't explicitly beign
33
        //stalled by the next stage (i.e. our result has somewhere to go).
        always @(posedge clk or negedge rst_n)
34
       begin
35
            if(~rst_n) begin
36
                valid <= 0;</pre>
37
                out <= 64'h0;
38
                out2 <= 64'h0;
39
                rd_out_rn <= 6'h0;
40
                rd2_out_rn <= 6'h0;
41
            end else begin
42
                valid <= ex_enable;</pre>
43
44
                out <= out_pre;
                out2 <= out2_pre;
                rd_out_rn <= rd_in_rn;
46
                rd2_out_rn <= rd2_in_rn;
47
            end
48
        end
49
50
        initial begin
51
            if(stall&ex_enable) $error("Told to execute AdvInt when commit was stalled");
52
53
54
        //As this is a one-cycle stage for now, busy is simple
55
       assign ex_busy = stall;
56
        ex_advint_s1 ex_advint_s1_1(
            .in1(in1), .in2(in2), .out(out_pre), .out2(out2_pre),
59
            .enable(ex_enable), .unit(unit), .op(op)
60
61
            );
62
   endmodule
```

5.2.7 ex advint s1.v



```
//Raisin64 Execute Unit - Advanced Integer Unit - Stage 1
2
   //For now, we just use the intrinsic \ast and \prime operations. These do have the
   //advantage of mapping to DSP hard-blocks on our example SoC design.
   module ex_advint_s1(
6
       //# {{data|ALU Data}}
7
       input[63:0] in1,
       input[63:0] in2,
       output[63:0] out,
11
       output[63:0] out2,
12
       //# {{control|Control Signals}}
13
       input enable,
14
       input[2:0] unit,
15
       input[1:0] op
16
17
       );
18
       reg[127:0] out_pre;
19
       assign out = out_pre[63:0];
20
       assign out2 = out_pre[127:64];
21
22
23
       always @(*)
24
       begin
            out_pre = 128'h0;
25
26
            if(enable & unit==3'h4) begin
27
                case (op)
28
                    0: out_pre = $signed(in1) * $signed(in2); //MUL
29
                    1: out_pre = in1 * in2; //MULU
                    2,3: out_pre = {in2, in1}; //TODO div stubbed for now
31
                    2: begin //DIV
32
                         out_pre[63:0] = $signed(in1) / $signed(in2);
33
                         out_pre[127:64] = $signed(in1) % $signed(in2);
34
                        end
35
                    3: begin //DIVU
37
                        out_pre[63:0] = in1 / in2;
                         out_pre[127:64] = in1 % in2;
```


5.2.8 ex_alu.v



```
//Raisin64 Execute Unit - Integer ALU
2
   module ex_alu(
       //# {{clocks|Clocking}}
       input clk,
       input rst_n,
       //# {{data|ALU Data}}
       input[63:0] in1,
       input[63:0] in2,
       output reg[63:0] out,
11
12
       //# {{control|Dispatch Control Signals}}
13
       input ex_enable,
14
       output ex_busy,
15
       input[5:0] rd_in_rn,
       input[2:0] unit,
       input[1:0] op,
19
       //# {{control|Commit Control Signals}}
20
       output reg[5:0] rd_out_rn,
21
       output reg valid,
22
       input stall
```

```
);
24
25
       wire[63:0] out_pre;
26
27
        //We allow the next result to register when we aren't explicitly beign
28
        //stalled by the next stage (i.e. our result has somewhere to go).
29
        always @(posedge clk or negedge rst_n)
30
       begin
31
            if(~rst_n) begin
32
                valid <= 0;</pre>
33
                out <= 64'h0;
34
                rd_out_rn <= 6'h0;
            end else if(~stall) begin
37
                valid <= ex_enable;</pre>
                out <= out_pre;
38
                rd_out_rn <= rd_in_rn;
39
            end
40
41
        end
42
43
        initial begin
            if(stall&ex_enable) $error("Told to execute ALU when commit was stalled");
44
        end
45
46
        //As this is a one-cycle stage, busy is simple
47
48
        assign ex_busy = stall;
        ex_alu_s1 ex_alu_s1_1(
50
            .in1(in1), .in2(in2), .out(out_pre), .enable(ex_enable),
51
            .unit(unit), .op(op)
52
            );
53
54
   endmodule
```


5.2.9 ex_alu_s1.v



```
//Raisin64 Execute Unit - Integer ALU Stage 1
2
   module ex_alu_s1(
        //# {{data|ALU Data}}
4
       input[63:0] in1,
5
       input[63:0] in2,
6
       output[63:0] out,
7
       //# {{control|Control Signals}}
       input enable,
11
       input[2:0] unit,
       input[1:0] op
12
13
       );
14
       reg[63:0] out_pre;
15
       assign out = out_pre;
16
17
       always @(*)
18
       begin
19
            out_pre = 64'h0;
20
            if(enable) case(unit)
21
                3'h0: //Basic integer math
22
23
                    case(op[0])
24
                         0: out_pre = in1 + in2; //ADD
                         1: out_pre = in1 - in2; //SUB
25
                    endcase
26
                3'h1: //Compare/Set
27
                    case(op)
28
                         0: out_pre = $signed(in1) < $signed(in2) ? 64'h1 : 64'h0; //SLT
                         1: out_pre = in1 < in2 ? 64'h1 : 64'h0; //SLTU
                         2: out_pre = $signed(in1) > $signed(in2) ? 64'h1 : 64'h0; //SGT
31
                         3: out_pre = in1 > in2 ? 64'h1 : 64'h0; //SGTU
32
                    endcase
33
                3'h2: //Shift
34
                    case (op)
35
                         0: out_pre = in1 << {|in2[63:6], in2[5:0]}; //SLL
37
                         1: out_pre = in1 >>> {|in2[63:6], in2[5:0]}; //SRA
                         2,3: out_pre = in1 >> {|in2[63:6], in2[5:0]}; //SRL
```

```
endcase
39
                3'h3: //Bitwise Operations
40
                    case(op)
41
                        0: out_pre = in1 & in2; //AND
42
                        1: out_pre = !(in1 | in2); //NOR
43
                        2: out_pre = in1 | in2; //OR
                        3: out_pre = in1 ^ in2; //XOR
45
                    endcase
46
           endcase
47
       end
   endmodule
```


5.2.10 ex branch.v



```
//Raisin64 Execute Unit - Branch and Jump Unit
2
   module ex_branch(
       //# {{clocks|Clocking}}
       input clk,
       input rst_n,
       //# {{data|Branch Data}}
       input[63:0] in1,
       input[63:0] in2,
10
       input[63:0] imm,
11
       input[63:0] next_pc,
12
       output reg[63:0] jump_pc,
13
       output reg do_jump,
14
15
       output reg[63:0] r63,
       output reg r63_update,
       //# {{control|Dispatch Control Signals}}
19
       input ex_enable,
20
       output ex_busy,
21
       input[1:0] op,
22
       input type,
```

```
24
        //# {{control|Commit Control Signals}}
25
        input stall
26
        );
27
28
        wire op_eq;
29
        assign op_eq = (in1 == in2);
30
31
        always @(posedge clk or negedge rst_n)
32
       begin
33
            if(~rst_n) begin
34
                 jump_pc <= 64'h0;
                 do_jump <= 0;</pre>
37
                 r63 <= 64'h0;
                 r63_update <= 0;
38
            end else begin
39
                 jump_pc <= 64'h0;
40
                 do_jump <= 0;
41
42
                 r63 <= 64'h0;
43
                 r63_update <= 0;
44
                 if(ex_enable) begin
45
                     if(op[1]) begin //Jump
46
                          //Input is already properly shifted by the time it gets here
47
                          jump_pc <= type ? imm : in1;</pre>
                          do_jump <= 1;
                          if(op[0]) begin //And Link
50
                              r63_update <= 1;
51
                              r63 <= next_pc;
52
                          end
53
                     end else if (~op[1] & op_eq) begin //Branch
54
55
                          jump_pc <= next_pc + (imm<<1);</pre>
                          do_jump <= 1;
56
                          if(op[0]) begin //And Link
57
                              r63_update <= 1;
58
                              r63 <= next_pc;
59
60
                          end
                     end
                 end
63
            end
        end
64
65
        assign ex_busy = ex_enable | stall;
66
67
   endmodule
```

5.2.11 ex_memory.v




```
//# {{data|Memory Data}}
        input[63:0] dmem_din,
10
        output reg[63:0] dmem_dout,
11
        output reg[63:0] dmem_addr,
12
13
        //# {{control|Memory Control Signals}}
14
        input dmem_cycle_complete,
15
        output[1:0] dmem_width,
16
        output reg dmem_rstrobe,
17
        output reg dmem_wstrobe,
18
19
        //# {{data|Register Data}}
21
        input[63:0] base, //R1
        input[63:0] data, //R2
22
        input[31:0] offset,
23
        output reg[63:0] out,
24
25
        //# {{control|Dispatch Control Signals}}
26
        input ex_enable,
27
        output ex_busy,
28
        input[5:0] rd_in_rn,
29
        input[2:0] unit,
30
        input[1:0] op,
31
32
        //# {{control|Commit Control Signals}}
33
        output reg[5:0] rd_out_rn,
35
        output reg valid,
        input stall
36
37
        );
38
        localparam START = 2'h0;
39
        localparam READ_WAIT = 2'h1;
40
41
        localparam WRITE_WAIT = 2'h2;
42
43
        /// Registering of control signals ////
44
45
46
47
        reg[5:0] rd_in_rn_reg;
48
        reg[2:0] unit_reg;
49
        reg[1:0] op_reg;
50
        always @(posedge clk or negedge rst_n)
51
       begin
52
53
            if(~rst_n) begin
                rd_in_rn_reg <= 6'h0;
54
                unit_reg <= 3'h0;
55
                op_reg <= 2'h0;
56
            end else if(ex_enable) begin
57
                rd_in_rn_reg <= rd_in_rn;
58
                unit_reg <= unit;
                op_reg <= op;
            end
61
        end
62
63
        //Signals associated with the incoming instruction (and only valid at ex_enable)
64
       wire load, store, lui;
```

```
assign load = (unit == 3'h4 || //Regular load
66
                          (unit == 3'h5 && op != 2'h0)); //Sign-Extend load except LUI
67
68
         assign store = (unit == 3'h6); //Store
69
         assign lui = (unit == 3'h5 && op == 2'h0); //LUI
71
         //Signals using the registered control signals
72
         wire sign_extend_reg;
73
         assign sign_extend_reg = (unit_reg == 3'h5 && op_reg != 2'h0); //Sign-Extend load_
74
     →except LUI
75
         assign dmem_width = op_reg;
77
78
         //// State machine control ////
79
80
81
         reg[1:0] state;
82
83
         assign ex_busy = ex_enable || stall || (state != START && ~dmem_cycle_complete);
84
85
         always @(posedge clk or negedge rst_n)
86
        begin
87
88
             if(~rst_n) begin
                  state <= START;</pre>
                  out <= 64'h0;
                  valid <= 1'b0;</pre>
91
                  rd_out_rn <= 6'h0;
92
                  dmem_dout <= 64'h0;</pre>
93
                  dmem_addr <= 64'h0;</pre>
94
95
                  dmem_rstrobe <= 1'b0;</pre>
                  dmem_wstrobe <= 1'b0;</pre>
96
             end else begin
97
98
                  case (state)
99
                  START: begin
100
101
                       valid <= 0;</pre>
102
                       rd_out_rn <= 6'h0;
                       dmem_rstrobe <= 0;</pre>
                       dmem_wstrobe <= 0;</pre>
104
105
                       if(ex_enable) begin
106
                            if(load) begin
107
                                 state <= READ_WAIT;</pre>
108
109
                                 dmem_addr <= base + offset;</pre>
                                 dmem_rstrobe <= 1;</pre>
110
                            end else if (store) begin
111
                                 dmem_addr <= base + offset;</pre>
112
                                 dmem_dout <= data;</pre>
113
                                 dmem_wstrobe <= 1;</pre>
114
115
                                 state <= WRITE_WAIT;</pre>
                            end else if(lui) begin
116
117
                                 out <= {offset, {32{1'b0}}};
                                 valid <= 1;</pre>
118
                                 rd_out_rn <= rd_in_rn;
119
120
                            end
                       end
121
```

```
end
122
123
                  READ_WAIT: begin
124
                       dmem_rstrobe <= 0;</pre>
125
                       if(dmem_cycle_complete) begin
126
                            valid <= 1;</pre>
127
                            rd_out_rn <= rd_in_rn_reg;
128
                            case (op_reg)
129
                            //64-Bit load
130
                            `RAM_WIDTH64: out <= dmem_din;
131
132
133
                            //32-Bit load
134
                            `RAM_WIDTH32: out <= sign_extend_reg ? {{32{dmem_din[63]}},dmem_
    →din[63:32]} :
                                                              {{32{1'b0}},dmem_din[63:32]};
135
136
                            //16-Bit load
137
                            `RAM_WIDTH16: out <= sign_extend_reg ? {{48{dmem_din[63]}},dmem_
138

    din[63:48]} :
                                                              {{48{1'b0}}, dmem_din[63:48]};
139
140
                            //8-Bit load
141
                            `RAM_WIDTH8: out <= sign_extend_reg ? {{56{dmem_din[63]}},dmem_
142
    →din[63:56]} :
143
                                                              {{56{1'b0}}, dmem_din[63:56]};
144
                            endcase
145
                            state <= START;</pre>
                       end
146
                  end
147
148
                  WRITE_WAIT: begin
149
150
                       dmem_wstrobe <= 0;</pre>
                       if(dmem_cycle_complete) begin
151
                           valid <= 1;</pre>
152
                            state <= START;</pre>
153
                       end
154
155
                  end
157
                  default: begin
                       state <= START; //TODO Throw exception</pre>
158
                  end
159
                  endcase
160
             end
161
         end
162
    endmodule
```

5.2.12 fetch.v




```
//Raisin64 - Fetch Module
   module fetch (
        //# {{clocks|Clocking}}
       input clk,
       input rst_n,
       //# {{data|Memory Bus}}
       output[63:0] imem_addr,
       input[63:0] imem_data,
       //# {{control|Memory Bus Control}}
11
12
       input imem_data_valid,
       output imem_addr_valid,
13
14
       //# {{data|Pipeline Data}}
15
       output reg[63:0] inst_data,
       output[63:0] next_jump_pc,
17
       input[63:0] jump_pc,
18
19
       //# {{control|Pipeline Status}}
20
       input do_jump,
21
       input stall
22
23
       );
```

```
reg[63:0] pc, next_pc, prev_pc;
25
26
        always @(posedge clk or negedge rst_n)
27
        begin
28
            if(~rst_n) begin
29
                 //pc <= 64'h0;
30
                 prev_pc <= 64'h0;
31
            end else begin
32
                 //pc <= next_pc;</pre>
33
                 prev_pc <= pc;
34
            end
35
        end
        assign imem_addr = pc;
38
39
        //Becuase the PC is "ahead" by a cycle and the data leaving the fetch
40
        //module is "behind", our prev_pc will actually point at the next PC
41
        //for any associated jumps.
42
        assign next_jump_pc = prev_pc;
43
44
        reg[63:0] next_seq_pc;
45
        always @(*) begin
46
            casex(imem_data[63:62])
47
48
            2'b0x: next_seq_pc = prev_pc + 2;
49
            2'b10: next_seq_pc = prev_pc + 4;
            2'b11: next_seq_pc = prev_pc + 8;
51
            endcase
        end
52
53
        always @(*) begin
54
55
            pc = prev_pc;
56
            if(do_jump) pc = jump_pc;
            else if(stall) pc = prev_pc;
57
            else if(imem_data_valid) begin
58
                 pc = next_seq_pc;
59
            end
60
61
        end
62
        reg[63:0] next_data;
        always @(*) begin
64
            next data = inst data;
65
            if(imem_data_valid) next_data = imem_data;
66
67
        end
68
        reg[63:0] prev_data;
69
        reg just_stalled;
70
        always @(posedge clk or negedge rst_n)
71
        begin
72
            if(~rst_n) begin
73
                 just_stalled <= 0;
74
                 inst_data <= 64'h0;</pre>
75
            end else begin
                 just_stalled <= stall;</pre>
77
                 if(~imem_data_valid | do_jump) inst_data <= 64'h0;</pre>
78
                 else if(~stall) inst_data <= imem_data;</pre>
79
            end
80
        end
81
```


```
//assign inst_data = ~imem_data_valid ? 64'h0 : stall/just_stalled ? prev_data :
imem_data;
assign imem_addr_valid = 1;
endmodule
```

5.2.13 ff_sync.v



```
//Copyright 2017 Christopher Parish
2
   //Licensed under the Apache License, Version 2.0 (the "License");
3
   //you may not use this file except in compliance with the License.
   //You may obtain a copy of the License at
        http://www.apache.org/licenses/LICENSE-2.0
   //Unless required by applicable law or agreed to in writing, software
   //distributed under the License is distributed on an "AS IS" BASIS,
   //WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
   //See the License for the specific language governing permissions and
12
   //limitations under the License.
13
14
   module ff_sync # (parameter WIDTH=1) (
15
       input clk,
16
17
       input rst_p,
       input[WIDTH-1:0] in_async,
18
       output reg[WIDTH-1:0] out);
19
20
       (* ASYNC_REG = "TRUE" *) reg[WIDTH-1:0] sync_reg;
21
       always @(posedge clk, posedge rst_p) begin
22
           if(rst_p) begin
               sync_reg <= 0;
               out <= 0;
25
           end else begin
26
                {out, sync_reg} <= {sync_reg, in_async};
27
           end
28
29
       end
30
   endmodule
```

5.2.14 schedule.v



^{//}Raisin64 Instruction Scheduler

^{//}Schedules a ready instruction to a free execution unit capiable of servicing it

```
module schedule (
4
       //# {{clocks|Clocking}}
5
       input clk,
6
       input rst_n,
        //# {{data|Decoded Instruction Data}}
       input type,
10
       input[2:0] unit,
11
       input[5:0] r1_in_rn,
12
       input[5:0] r2_in_rn,
13
       input[5:0] rd_in_rn,
15
       input[5:0] rd2_in_rn,
16
        //# {{control|Decoded Instruction Control}}
17
       output reg sc_ready,
18
19
        //# {{control|Register Control}}
20
       input[5:0] reg1_finished,
21
22
       input[5:0] reg2_finished,
23
       //# {{data|Execution Units Register Data}}
24
       output reg[5:0] rd_out_rn,
25
       output reg[5:0] rd2_out_rn,
26
27
       //# {{control|Execution Units Control Signals}}
       output reg alu1_en,
29
       output reg alu2_en,
30
       output reg advint_en,
31
       output reg memunit_en,
32
33
       output reg branch_en,
34
       input alu1_busy,
35
       input alu2_busy,
36
       input advint_busy,
37
       input memunit_busy,
38
       input branch_busy
39
40
       );
41
42
       req[63:0] req_busy;
43
       wire alu_type, advint_type, memunit_type, branch_type;
44
       assign alu_type = ~unit[2];
45
       assign advint_type = ~type && unit==3'h4;
46
       assign memunit_type = type && (unit==3'h4 | unit==3'h5 | unit==3'h6);
47
       assign branch_type = unit==3'h7;
48
49
       wire instIssued;
50
       assign instIssued = alu1_en | alu2_en | advint_en | memunit_en | branch_en;
51
52
       reg operand_unavailable;
53
       always @(*)
55
       begin
56
            operand_unavailable = 0;
57
58
            //The register was previously busy
```

```
if (req_busy[r1_in_rn] && r1_in_rn!=req1_finished && r1_in_rn!=req2_finished)...
60
    →operand_unavailable = 1;
            else if(reg_busy[r2_in_rn] && r2_in_rn!=reg2_finished && r2_in_rn!=reg1_
61
    →finished) operand_unavailable = 1;
62
            //We just issued something to an execution unit
63
            else if(instIssued) begin
64
                 //The incoming source register is non-zero
65
                if(|r1_in_rn) begin
66
                     //And it matches the previous destination register number. We
67
                     //will stall here until it is picked up by reg_busy next cycle
                     if(rd_out_rn==r1_in_rn) operand_unavailable = 1;
                     else if(rd2_out_rn==r1_in_rn) operand_unavailable = 1;
71
                end
72.
                if(|r2_in_rn) begin
73
                     if(rd_out_rn==r2_in_rn) operand_unavailable = 1;
74
                     else if(rd2_out_rn==r2_in_rn) operand_unavailable = 1;
75
                 end
76
            end
77
        end
78
79
        always @(*)
80
        begin
81
            sc_ready = 0;
82
            if (~operand_unavailable & ~branch_busy) begin //TODO Branch busy condition...
    →can probably be moved outside the module via muxing of the unit_en lines with the
    →operation cancel signal
                if(alu_type & (~alu1_busy | ~alu2_busy)) sc_ready = 1;
84
                else if(advint_type & ~advint_busy) sc_ready = 1;
85
                else if (memunit_type & ~memunit_busy) sc_ready = 1;
87
                 else if(branch_type) sc_ready = 1;
            end
88
        end
89
90
        always @(posedge clk or negedge rst_n)
91
92
        begin
            if(~rst_n) begin
                alu1_en <= 0;
                alu2_en <= 0;
95
                advint en <= 0;
96
                memunit_en <= 0;</pre>
97
                branch_en <= 0;
98
                rd_out_rn <= 6'h0;
100
                rd2_out_rn <= 6'h0;
                reg_busy <= 64'h0;
101
102
            end else begin
103
                 //Only allow the scheduling of instructions if the source registers
104
                 //aren't the destination of in-progress instructions.
105
                alu1_en <= 0;
                alu2_en <= 0;
                advint_en <= 0;
108
                memunit en <= 0;
109
                branch_en <= 0;
110
111
                reg_busy[reg1_finished] <= 0;</pre>
112
```

```
reg_busy[reg2_finished] <= 0;</pre>
113
114
                  if(~operand_unavailable & ~branch_busy) begin
115
                      if(alu_type & ~alu1_busy) begin
116
                           alu1_en <= 1;
117
                           rd_out_rn <= rd_in_rn;
118
                           if(|rd_in_rn) reg_busy[rd_in_rn] <= 1;</pre>
119
120
                      end else if(alu_type & ~alu2_busy) begin
121
                           alu2_en <= 1;
122
                           rd_out_rn <= rd_in_rn;
123
                           if(|rd_in_rn) reg_busy[rd_in_rn] <= 1;</pre>
124
125
                      end else if(advint_type & ~advint_busy) begin
126
                           advint_en <= 1;
127
                           rd_out_rn <= rd_in_rn;
128
                           rd2_out_rn <= rd2_in_rn;
129
                           if(|rd_in_rn) reg_busy[rd_in_rn] <= 1;</pre>
130
                           if(|rd2_in_rn) reg_busy[rd2_in_rn] <= 1;</pre>
131
132
                      end else if(memunit_type & ~memunit_busy) begin
133
                           memunit_en <= 1;</pre>
134
                           rd_out_rn <= rd_in_rn;
135
                           if(|rd_in_rn && unit!=3'h6) reg_busy[rd_in_rn] <= 1;</pre>
136
137
138
                      end else if(branch_type) begin
                           branch_en <= 1;
139
                           rd_out_rn <= rd_in_rn;
140
                           //No need to mark R63 busy. If the branch is taken, other
141
                           //instructions in the pipeline are cancelled.
142
143
                      end
144
                  end
             end
145
        end
146
147
    endmodule
148
```

5.2.15 jtag_state_machine.v

```
tck state_tlr — tms state_capturedr — trst state_captureir — state_shiftdr — state_shiftir — state_updatedr — state_updateir —
```

```
/* jtag_state_machine.v
2
     * JTAG TAP State Machine
3
6
    * Copyright 2018 Christopher Parish
    * Licensed under the Apache License, Version 2.0 (the "License");
    * you may not use this file except in compliance with the License.
10
    * You may obtain a copy of the License at
11
        http://www.apache.org/licenses/LICENSE-2.0
13
14
    * Unless required by applicable law or agreed to in writing, software
15
    * distributed under the License is distributed on an "AS IS" BASIS,
16
    * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
17
     * See the License for the specific language governing permissions and
     * limitations under the License.
19
20
21
   module jtag_state_machine(
22
           input tck,
23
            input tms,
24
            input trst,
25
26
            output state_tlr,
27
            output state_capturedr,
28
            output state_captureir,
29
            output state_shiftdr,
30
            output state_shiftir,
            output state_updatedr,
32
            output state_updateir
33
34
       );
35
36
       localparam TEST_LOGIC_RESET = 4'h0;
37
       localparam RUN_TEST_IDLE = 4'h1;
                                     = 4 h2;
       localparam SELECT_DR
       localparam CAPTURE_DR
                                    = 4 h3;
```

```
localparam SHIFT_DR
                                      = 4 ' h 4;
41
        localparam EXIT1_DR
                                      = 4 h5;
42.
                                      = 4'h6;
        localparam PAUSE_DR
43
                                      = 4 h7;
        localparam EXIT2_DR
44
        localparam UPDATE_DR
                                       = 4 ' h8;
45
        localparam SELECT_IR
                                      = 4 'h9;
46
        localparam CAPTURE_IR
                                       = 4 hA:
47
        localparam SHIFT_IR
                                       = 4 hB:
48
                                      = 4 'hC;
        localparam EXIT1_IR
49
        localparam PAUSE_IR
                                      = 4 'hD:
50
                                      = 4 'hE;
51
        localparam EXIT2_IR
        localparam UPDATE_IR
                                      = 4 'hF;
52
53
       reg[3:0] state;
54
55
        always @(posedge tck or negedge trst) begin
56
            if(~trst) begin
57
                state <= TEST_LOGIC_RESET;</pre>
58
            end else begin
59
                case (state)
60
                     TEST_LOGIC_RESET: state <= tms ? TEST_LOGIC_RESET : RUN_TEST_IDLE;</pre>
61
                     RUN_TEST_IDLE: state <= tms ? SELECT_DR : RUN_TEST_IDLE;</pre>
62
                     SELECT_DR :
                                        state <= tms ? SELECT_IR : CAPTURE_DR;</pre>
63
                                       state <= tms ? EXIT1_DR : SHIFT_DR;</pre>
                     CAPTURE DR :
                     SHIFT_DR:
                                       state <= tms ? EXIT1_DR : SHIFT_DR;</pre>
                     EXIT1 DR:
                                       state <= tms ? UPDATE_DR : PAUSE_DR;</pre>
66
                     PAUSE DR:
                                       state <= tms ? EXIT2 DR : PAUSE DR;
67
                     EXIT2 DR:
                                       state <= tms ? UPDATE DR : SHIFT DR;
68
                     UPDATE DR:
                                       state <= tms ? SELECT_DR : RUN_TEST_IDLE;</pre>
69
                                        state <= tms ? TEST_LOGIC_RESET : CAPTURE_IR;</pre>
                     SELECT_IR:
70
                                        state <= tms ? EXIT1_IR : SHIFT_IR;</pre>
71
                     CAPTURE_IR:
                                         state <= tms ? EXIT1_IR : SHIFT_IR;</pre>
72
                     SHIFT_IR :
                     EXIT1_IR:
                                        state <= tms ? UPDATE_IR : PAUSE_IR;</pre>
73
                     PAUSE IR:
                                        state <= tms ? EXIT2_IR : PAUSE_IR;</pre>
74
                     EXIT2 IR:
                                        state <= tms ? UPDATE_IR : SHIFT_IR;</pre>
75
                     UPDATE_IR:
                                        state <= tms ? SELECT_DR : RUN_TEST_IDLE;</pre>
76
77
                endcase
            end
        end
80
        //I was going to use a function, but Vivado pooped itself when I tried. Typical...
81
       assign state_tlr = (state == TEST_LOGIC_RESET);
82
        assign state_capturedr = (state == CAPTURE_DR);
83
        assign state_captureir = (state == CAPTURE_IR);
84
85
        assign state_shiftdr = (state == SHIFT_DR);
        assign state_shiftir = (state == SHIFT_IR);
86
        assign state_updatedr = (state == UPDATE_DR);
87
        assign state_updateir = (state == UPDATE_IR);
88
89
   endmodule
```

5.2.16 jtaglet.v


```
IR LEN
                        ID PARTVER
                       ID PARTNUM
                       ID MANF
                       USERDATA LEN
                       USEROP LEN
                                             tdo
                       tck
                                                    reg
                                    userData out
                                                     [USERDATA
                        tms
                                         userOp
                                                     [USEROP L
                        tdi
                                   userOp ready
                        trst
[USERDATA LEN-1:0]
                        userData in
```

```
/* jtaglet.v
2
    * Top module for the JTAGlet JTAG TAP project
     * Copyright 2018 Christopher Parish
    * Licensed under the Apache License, Version 2.0 (the "License");
    * you may not use this file except in compliance with the License.
10
     * You may obtain a copy of the License at
12
        http://www.apache.org/licenses/LICENSE-2.0
13
14
    * Unless required by applicable law or agreed to in writing, software
15
    * distributed under the License is distributed on an "AS IS" BASIS,
    * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    * See the License for the specific language governing permissions and
    * limitations under the License.
19
20
21
   module jtaglet #(
22
       parameter IR_LEN = 4,
23
       parameter ID_PARTVER = 4'h0,
24
       parameter ID_PARTNUM = 16'h0000,
25
       parameter ID_MANF = 11'h000,
26
       parameter USERDATA_LEN = 32,
27
       parameter USEROP_LEN = 8
28
       ) (
29
       input tck,
30
       input tms,
```

```
input tdi,
32
       output reg tdo,
33
       input trst,
34
35
       input[USERDATA_LEN-1:0] userData_in,
       output[USERDATA_LEN-1:0] userData_out,
37
       output[USEROP_LEN-1:0] userOp,
38
       output userOp_ready
39
40
       );
41
       localparam USERDATA_OP = 4'b1000;
42
       localparam USEROP_OP = 4'b1001;
43
       localparam IDCODE_OP = {{(IR_LEN-1){1'b1}},1'b0}; //e.g. b1110
       localparam BYPASS_OP = {IR_LEN{1'b1}};// e.g. b1111 (required bit pattern per_
45
   ⇒spec)
46
       wire[31:0] idcode = {ID_PARTVER, ID_PARTNUM, ID_MANF, 1'b1};
47
       wire state_tlr, state_capturedr, state_captureir, state_shiftdr, state_shiftir,
49
           state_updatedr, state_updateir;
50
51
       jtag_state_machine jsm(.tck(tck), .tms(tms), .trst(trst), .state_tlr(state_tlr),
52
            .state_capturedr(state_capturedr), .state_captureir(state_captureir),
53
            .state_shiftdr(state_shiftdr), .state_shiftir(state_shiftir),
54
            .state_updatedr(state_updatedr), .state_updateir(state_updateir));
       reg[IR_LEN-1:0] ir_reg;
57
58
       //USERDATA - DR becomes a USERDATA_LEN bit user data register passed out of the.
59
   →module
       wire userData_tdo;
60
       jtag_reg #(.IR_LEN(IR_LEN), .DR_LEN(USERDATA_LEN), .IR_OPCODE(USERDATA_OP))_
61
   →userData_reg
            (.tck(tck), .trst(trst), .tdi(tdi), .tdo(userData_tdo), .state_tlr(state_tlr),
62
            .state_capturedr(state_capturedr), .state_shiftdr(state_shiftdr),
63
             .state_updatedr(state_updatedr), .ir_reg(ir_reg), .dr_dataOut(userData_out),
64
             .dr_dataIn(userData_in), .dr_dataOutReady());
65
       //USEROPCODE - DR becomes an 8 bit operation select/initiate register passed out.
   \hookrightarrow of the module
       wire userOp tdo;
68
       jtag_reg #(.IR_LEN(IR_LEN), .DR_LEN(USEROP_LEN), .IR_OPCODE(USEROP_OP)) userOp_reg
69
            (.tck(tck), .trst(trst), .tdi(tdi), .tdo(userOp_tdo), .state_tlr(state_tlr),
             .state_capturedr(state_capturedr), .state_shiftdr(state_shiftdr),
71
72
             .state_updatedr(state_updatedr), .ir_reg(ir_reg), .dr_dataOut(userOp),
             .dr_dataIn(8'b0), .dr_dataOutReady(userOp_ready));
73
74
       //IDCODE - DR is pre-loaded with the 32 bit identification code of this part
75
       wire idcode tdo;
76
       jtag_reg #(.IR_LEN(IR_LEN), .DR_LEN(32), .IR_OPCODE(IDCODE_OP)) idcode_reg
77
            (.tck(tck), .trst(trst), .tdi(tdi), .tdo(idcode_tdo), .state_tlr(state_tlr),
            .state_capturedr(state_capturedr), .state_shiftdr(state_shiftdr),
            .state_updatedr(1'b0), .ir_reg(ir_reg), .dr_dataOut(),
80
            .dr_dataIn(idcode), .dr_dataOutReady());
81
82
       //BYPASS - DR becomes a 1 bit wide register, suitable for bypassing this part
83
       wire bypass_tdo;
```


```
jtag_reg #(.IR_LEN(IR_LEN), .DR_LEN(1), .IR_OPCODE(BYPASS_OP)) bypass_reg
85
              (.tck(tck), .trst(trst), .tdi(tdi), .tdo(bypass_tdo), .state_tlr(state_tlr),
86
               .state_capturedr(state_capturedr), .state_shiftdr(state_shiftdr),
87
               .state_updatedr(1'b0), .ir_reg(ir_reg), .dr_dataOut(),
88
               .dr_dataIn(1'b0), .dr_dataOutReady());
        //Instruction Register
91
        wire ir_tdo;
92
        assign ir_tdo = ir_reg[0];
93
        always @(posedge tck or negedge trst) begin
94
            if(~trst) begin
95
                 ir_reg <= IDCODE_OP;</pre>
            end else if(state_tlr) begin
                 ir_req <= IDCODE_OP;</pre>
98
            end else if(state_captureir) begin
                 //We need to load the BYPASS reg with seq ending in 01.
100
                 ir_reg <= {{(IR_LEN-1){1'b0}},1'b1}; //e.g. b0001</pre>
101
            end else if(state_shiftir) begin
102
                 ir_reg <= {tdi, ir_reg[IR_LEN-1:1]};</pre>
103
            end
104
        end
105
106
        //IR selects the appropriate DR
107
        reg tdo_pre;
108
        always @(*) begin
110
            tdo_pre = 0;
            if(state_shiftdr) begin
111
                 case (ir reg)
112
                     IDCODE OP:
                                       tdo_pre = idcode_tdo;
113
                     BYPASS OP:
                                       tdo_pre = bypass_tdo;
114
115
                     USERDATA_OP:
                                       tdo_pre = userData_tdo;
                     USEROP OP:
                                       tdo_pre = userOp_tdo;
116
                     default:
                                       tdo_pre = bypass_tdo;
117
                 endcase
118
            end else if(state_shiftir) begin
119
                 tdo_pre = ir_tdo;
120
121
            end
122
        end
        //TDO updates on the negative edge according to the spec
124
        always @ (negedge tck)
125
        begin
126
            tdo <= tdo_pre;
127
        end
128
    endmodule
130
```

5.2.17 memory_map.v



```
//Raisin64 - Memory Map
   module memory_map(
       input[63:0] addr,
3
       output io,
       output led,
       output sw,
6
       output vga
       );
       //As physical addresses are sign-extended from the 47th bit,
10
       //only bits 46:14 really matter
11
12
       //Upper-half of the memory map is IO for now
13
       assign io = addr[46];
14
15
       assign led = (addr[46:14] == 33'h100000001);
16
       assign sw = (addr[46:14] == 33'h100000002);
17
       assign vga = (addr[46:18] == 33'h10000001);
18
19
   endmodule
```

5.2.18 pipeline.v



```
//Raisin64 - Pipeline
   module pipeline (
       //# {{clocks|Clocking}}
       input clk,
       input rst_n,
       //# {{data|Instruction Memory Bus}}
       output[63:0] imem_addr,
       input[63:0] imem_data,
10
11
       //# {{control|Instruction Memory Bus Control}}
12
       input imem_data_valid,
13
       output imem_addr_valid,
14
15
       //# {{data|Data Memory Bus}}
       output[63:0] dmem_addr,
17
       output[63:0] dmem_dout,
18
19
       input[63:0] dmem_din,
20
       //# {{control|Data Memory Bus Control}}
21
       input dmem_cycle_complete,
```

```
output[1:0] dmem_write_width,
23
        output dmem_rstrobe,
24
        output dmem_wstrobe
25
26
        );
27
        wire sc_ready;
28
        wire[63:0] jump_pc;
29
        wire do_jump;
30
        wire cancel_now;
31
        assign cancel_now = do_jump;
32
33
        /////// FETCH
35
        wire[63:0] fe_inst;
        wire[63:0] fe_next_pc;
36
37
        fetch fetch1(
38
            .clk(clk),
39
            .rst_n(rst_n),
            .imem_addr(imem_addr),
41
            .imem_data(imem_data),
42
            .imem_data_valid(imem_data_valid),
43
            .imem_addr_valid(imem_addr_valid),
44
            .inst_data(fe_inst),
45
            .next_jump_pc(fe_next_pc),
46
47
            .jump_pc(jump_pc), .do_jump(do_jump),
            .stall(~sc_ready)
            );
49
50
        reg fe_cancelled;
51
        always @(posedge clk or negedge rst_n) begin
52
53
            if(~rst_n) fe_cancelled <= 0;</pre>
54
            else fe_cancelled <= cancel_now;</pre>
        end
55
56
        /////// DECODE
57
58
59
       wire de_type;
       wire[2:0] de_unit;
61
       wire[1:0] de_op;
62
        wire[5:0] de_rd_rn;
        wire[5:0] de rd2 rn;
63
       wire[5:0] de_rs1_rn;
64
        wire[5:0] de_rs2_rn;
65
       wire[63:0] de_imm_data;
66
67
        wire[5:0] de_r1_rn;
68
        wire[5:0] de_r2_rn;
69
70
        decode decode1 (
71
            .clk(clk), .rst_n(rst_n),
72
73
            .instIn(fe_inst),
            .type (de_type),
            .unit(de_unit),
75
            .op(de_op),
76
            .rs1_rn(de_rs1_rn), .rs2_rn(de_rs2_rn),
77
            .rd_rn(de_rd_rn), .rd2_rn(de_rd2_rn),
78
            .imm_data(de_imm_data),
```

```
.r1_rn(de_r1_rn), .r2_rn(de_r2_rn),
80
             .stall(~sc_ready), .cancel(cancel_now|fe_cancelled)
81
82
             );
        //Delay the Next PC to the schedule stage
        reg[63:0] de_next_pc;
85
        reg de_cancelled;
86
87
        always @(posedge clk or negedge rst_n)
88
        begin
89
             if(~rst_n) begin
                 de_next_pc <= 64'h0;
92
                 de_cancelled <= 0;</pre>
             end else begin
93
                 de_cancelled <= cancel_now|fe_cancelled;</pre>
94
                 if (sc_ready) begin
95
                      if(cancel_now|fe_cancelled) de_next_pc <= 64'h0;</pre>
                      else de_next_pc <= fe_next_pc;</pre>
                 end
98
             end
99
        end
100
101
        /////// REG FILE ///////
102
        //Concurrent with Schedule phase
103
104
105
        wire[63:0] rf_writeback;
        wire[63:0] rf_data1;
106
        wire[63:0] rf_data2;
107
        wire[5:0] rf_writeback_rn;
108
109
        //Register file selected by the scheduler, registered in the execute stage
110
111
        //and written to during commit.
        regfile regfile1(
112
             .clk(clk), .rst_n(rst_n), .w_data(rf_writeback), .r1_data(rf_data1),
113
             .r2_data(rf_data2), .r1_rn(de_r1_rn), .r2_rn(de_r2_rn),
114
             .w_rn(rf_writeback_rn), .w_en(|rf_writeback_rn)
115
116
            );
117
118
        /////// SCHEDULE ////////
        //Concurrent with Register File
119
120
        wire sc_alu1_en;
121
        wire sc_alu2_en;
122
        wire sc_advint_en;
123
124
        wire sc_memunit_en;
        wire sc_branch_en;
125
126
        wire sc_alu1_busy;
127
        wire sc_alu2_busy;
128
        wire sc_advint_busy;
129
130
        wire sc_memunit_busy;
        wire sc_branch_busy;
131
132
        wire[5:0] sc rd rn;
133
        wire[5:0] sc_rd2_rn;
134
135
        schedule schedule1(
136
```


```
.clk(clk), .rst_n(rst_n),
137
             .type(de_type), .unit(cancel_now|de_cancelled ? 3'h0 : de_unit),
138
             .rl_in_rn(de_rl_rn), .r2_in_rn(de_r2_rn),
139
             .rd_in_rn(cancel_now|de_cancelled ? 6'h0 : de_rd_rn),
140
             .rd2_in_rn(cancel_now|de_cancelled ? 6'h0 : de_rd2_rn),
141
             .sc_ready(sc_ready),
142
             .rd_out_rn(sc_rd_rn), .rd2_out_rn(sc_rd2_rn),
143
144
             .reg1_finished(rf_writeback_rn), .reg2_finished(6'h0),
145
146
             .alu1_en(sc_alu1_en), .alu2_en(sc_alu2_en), .advint_en(sc_advint_en),
147
             .memunit_en(sc_memunit_en), .branch_en(sc_branch_en),
148
149
             .alu1 busy(sc alu1 busy), .alu2 busy(sc alu2 busy),
150
             .advint_busy(sc_advint_busy), .memunit_busy(sc_memunit_busy),
151
             .branch_busy(sc_branch_busy)
152
153
             );
154
        //Delay the relevant decode data used by execution through the schedule phase
155
        reg sc_type;
156
        reg[2:0] sc_unit;
157
        reg[1:0] sc_op;
158
        reg[63:0] sc_imm_data;
159
        reg[63:0] sc_next_pc;
160
161
162
        always @(posedge clk or negedge rst_n)
        begin
163
             if(~rst_n) begin
164
165
                 sc_type <= 0;</pre>
                 sc_unit <= 3'h0;
166
                 sc_op <= 2'h0;
                 sc_imm_data <= 64'h0;
168
                 sc_next_pc <= 64'h0;
169
             end else begin
170
                 if(cancel_now|de_cancelled) sc_unit <= 3'h0;</pre>
171
                 else sc_unit <= de_unit;</pre>
172
173
                 sc_type <= de_type;</pre>
175
                 sc_op <= de_op;
                 sc_imm_data <= de_imm_data;</pre>
176
                 sc_next_pc <= de_next_pc;</pre>
177
             end
178
        end
179
180
        /////// EXECUTE ////////
181
182
        wire[63:0] ex_alu1_result;
183
        wire[63:0] ex_alu2_result;
184
        wire[63:0] ex_advint_result;
185
        wire[63:0] ex_advint_result2;
186
187
        wire[63:0] ex_memunit_result;
        wire[63:0] ex_branch_r63;
188
189
        wire[5:0] ex_alu1_rd_rn;
190
191
        wire[5:0] ex_alu2_rd_rn;
        wire[5:0] ex_advint_rd_rn;
192
        wire[5:0] ex_advint_rd2_rn;
```

```
wire[5:0] ex_memunit_rd_rn;
194
        wire ex_branch_r63_update;
195
196
        wire ex_alu1_valid;
197
        wire ex_alu2_valid;
        wire ex_advint_valid;
199
        wire ex_memunit_valid;
200
201
        wire ex_alu1_stall;
202
        wire ex_alu2_stall;
203
        wire ex_advint_stall;
204
        wire ex_memunit_stall;
        wire ex_branch_stall;
206
207
        ex_alu ex_alu1(
208
             .clk(clk), .rst_n(rst_n), .in1(rf_data1), .in2(sc_type ? sc_imm_data : rf_
209
    →data2), .out(ex_alu1_result),
             .ex_enable(sc_alu1_en), .ex_busy(sc_alu1_busy), .rd_in_rn(sc_rd_rn), .unit(sc_
210
    \hookrightarrowunit),
             .op(sc_op), .rd_out_rn(ex_alu1_rd_rn), .valid(ex_alu1_valid), .stall(ex_alu1_
211
    →stall)
            );
212
213
        ex_alu ex_alu2(
214
             .clk(clk), .rst_n(rst_n), .in1(rf_data1), .in2(sc_type ? sc_imm_data : rf_
215
    →data2), .out(ex_alu2_result),
             .ex_enable(sc_alu2_en), .ex_busy(sc_alu2_busy), .rd_in_rn(sc_rd_rn), .unit(sc_
216
    \rightarrowunit),
             .op(sc_op), .rd_out_rn(ex_alu2_rd_rn), .valid(ex_alu2_valid), .stall(ex_alu2_
217
    →stall)
            );
218
219
        ex_advint ex_advint(
220
             .clk(clk), .rst_n(rst_n),
221
             .in1(rf_data1), .in2(rf_data2),
222
             .out(ex_advint_result), .out2(ex_advint_result2),
223
             .ex_enable(sc_advint_en), .ex_busy(sc_advint_busy),
224
             .rd_in_rn(sc_rd_rn), .rd2_in_rn(sc_rd2_rn),
             .unit(sc_unit), .op(sc_op),
             .rd_out_rn(ex_advint_rd_rn), .rd2_out_rn(ex_advint_rd2_rn),
227
             .valid(ex_advint_valid), .stall(ex_advint_stall)
228
229
            );
230
231
        ex_memory ex_memory1(
232
             .clk(clk), .rst_n(rst_n),
             .dmem_din(dmem_din), .dmem_dout(dmem_dout), .dmem_addr(dmem_addr),
233
             .dmem_cycle_complete(dmem_cycle_complete),
234
             .dmem_width(dmem_write_width),
235
236
             .dmem_rstrobe(dmem_rstrobe), .dmem_wstrobe(dmem_wstrobe),
             .base(rf_data1), .data(rf_data2), .offset(sc_imm_data[31:0]),
237
238
             .out(ex_memunit_result),
             .ex_enable(sc_memunit_en), .ex_busy(sc_memunit_busy),
             .rd_in_rn(sc_rd_rn), .unit(sc_unit), .op(sc_op),
240
             .rd_out_rn(ex_memunit_rd_rn), .valid(ex_memunit_valid),
241
             .stall(ex_memunit_stall)
242
243
            );
```

```
ex_branch ex_branch1(
245
             .clk(clk), .rst_n(rst_n),
246
             .in1(rf_data1), .in2(rf_data2), .imm(sc_imm_data),
247
             .next_pc(sc_next_pc), .jump_pc(jump_pc), .do_jump(do_jump),
             .r63(ex_branch_r63), .r63_update(ex_branch_r63_update),
             .ex_enable(sc_branch_en), .ex_busy(sc_branch_busy),
250
             .stall(ex_branch_stall),
251
             .op(sc_op), .type(sc_type)
252
253
            );
254
        /////// COMMIT ///////
255
257
        commit commit1(
            .clk(clk), .rst_n(rst_n),
258
259
             .alu1_result(ex_alu1_result),
             .alu2_result(ex_alu2_result),
             .advint_result(ex_advint_result),
262
             .advint_result2(ex_advint_result2),
263
             .memunit_result (ex_memunit_result),
264
             .branch_result(ex_branch_r63),
265
266
             .alu1_rn(ex_alu1_rd_rn),
267
             .alu2_rn(ex_alu2_rd_rn),
268
             .advint_rn(ex_advint_rd_rn),
270
             .advint_rn2 (ex_advint_rd2_rn),
             .memunit_rn(ex_memunit_rd_rn),
271
272
             .alu1_valid(ex_alu1_valid),
273
             .alu2_valid(ex_alu2_valid),
274
275
             .advint_valid(ex_advint_valid),
             .memunit_valid(ex_memunit_valid),
             .branch_valid(ex_branch_r63_update),
277
278
             .alu1_stall(ex_alu1_stall),
279
             .alu2_stall(ex_alu2_stall),
280
281
             .advint_stall(ex_advint_stall),
             .memunit_stall(ex_memunit_stall),
             .branch_stall(ex_branch_stall),
284
             .write_data(rf_writeback), .write_rn(rf_writeback_rn)
285
286
            );
287
   endmodule
```

128

5.2.19 raisin64.v




```
* Raisin64 CPU
   module raisin64 (
       //# {{clocks|Clocking}}
       input clk,
       input rst_n,
       //# {{data|Memory Interface}}
10
       input[63:0] mem_din,
11
       output[63:0] mem_dout,
12
       output[63:0] mem_addr,
13
14
       //# {{control|Control Signals}}
15
       output mem_addr_valid,
16
       output mem_dout_write,
17
       input mem_din_ready,
```

```
19
        //# {{debug|Debug Signals}}
20
        input jtag_tck,
21
        input jtag_tms,
22
        input jtag_tdi,
23
        input jtag_trst,
24
        output jtag_tdo
25
        );
26
27
       parameter IMEM_INIT = "";
28
       parameter DMEM_INIT = "";
29
31
        //// Debug Signals ////
32
       wire dbg_resetn_cpu, dbg_halt_cpu;
       wire cpu_rst_n;
33
        assign cpu_rst_n = rst_n & dbg_resetn_cpu;
34
35
       wire[63:0] dbg_imem_addr;
36
       wire[63:0] dbg_imem_to_ram;
37
        wire dbg_imem_ce;
38
       wire dbg_imem_we;
39
40
       wire[63:0] dbg_dmem_addr;
41
       wire[63:0] dbg_dmem_to_ram;
42
       wire dbg_dmem_ce;
43
       wire dbg_dmem_we;
45
46
        /////// Instruction RAM ///////
47
       wire[63:0] effective_imem_addr;
48
49
       wire[63:0] effective_imem_data_to_cpu;
50
        reg imem_data_ready;
51
       wire imem_addr_valid;
52
       wire[63:0] imem_addr;
53
       wire[63:0] imem_data;
54
55
                                           = dbg_halt_cpu ? dbg_imem_addr : imem_addr;
        assign effective_imem_addr
57
       assign effective_imem_data_to_cpu = dbg_halt_cpu ? 64'h0 : imem_data;
58
        always @(posedge clk or negedge rst_n) begin
59
            if(~rst_n) imem_data_ready <= 0;</pre>
60
            else imem_data_ready <= imem_addr_valid;</pre>
61
        end
62
63
64
            .NUM_BYTES (2 \times 1024),
65
            .INIT FILE (IMEM INIT)
66
            ) imem (
67
            .clk(clk),
68
            .we(dbg_imem_we), .cs(1'b1),
            .write_width(2'h0),
71
            .addr(effective_imem_addr),
            .data_in(dbg_imem_to_ram),
72
            .data_out(imem_data)
73
74
            );
```

```
76
        /////// Data RAM ///////
77
        wire[63:0] effective_dmem_addr;
78
        wire[63:0] effective_dmem_to_ram;
        wire[63:0] dmem_addr;
81
        wire[63:0] dmem_to_ram;
82
        wire[63:0] dmem_to_cpu;
83
        wire[63:0] dmem_from_ram;
84
        wire[1:0] dmem_write_width;
85
        reg dmem_cycle_complete;
86
        wire dmem_rstrobe;
88
        wire dmem_wstrobe;
89
        wire io_space;
90
91
        assign effective_dmem_addr
                                             = dbg_halt_cpu ? dbg_dmem_addr : dmem_addr;
92
        assign effective_dmem_to_ram
                                             = dbg_halt_cpu ? dbg_dmem_to_ram : dmem_to_ram;
93
        //TODO For now, the external memory bus is just for data memory. When the time
95
        //comes for caches, this will change to the unified external memory bus.
96
        assign dmem_to_cpu
                                             = io_space ? mem_din : dmem_from_ram;
97
                                             = effective_dmem_to_ram;
        assign mem_dout
98
        assign mem_addr
                                             = effective_dmem_addr;
99
        assign mem_addr_valid
                                             = 1;
100
101
        assign mem_dout_write
                                             = dbg_halt_cpu ? dbg_dmem_we : dmem_wstrobe;
102
        //Because the memory interface will change dramatically in the next revision,...
103
    -there
        //is no reason to create special logic to handle misaligned accesses into data,
104
    ⇒space
105
        //in case an IO unit requires it (the ram modules handle this condition.
    \hookrightarrow internally).
        //Instead we simply state misaligned IO access it is unsupported (for now).
106
        always @(*) begin
107
            if((dmem_rstrobe|dmem_wstrobe) & io_space & |dmem_write_width & ~clk) begin
108
                 $display("Unaligned data IO access not supported in this revision");
109
110
                 $finish:
111
            end
        end
112
113
114
        memory_map memory_map_internal(
            .addr (mem_addr),
115
             .io(io_space)
116
117
            );
118
        always @(posedge clk or negedge cpu_rst_n)
119
        begin
120
            if(~cpu_rst_n) dmem_cycle_complete <= 0;</pre>
121
            else if(io_space & mem_din_ready) dmem_cycle_complete <= 1;</pre>
122
            else if(dmem_rstrobe) dmem_cycle_complete <= 1;</pre>
123
            else if(dmem_wstrobe) dmem_cycle_complete <= 1;</pre>
124
            else dmem_cycle_complete <= 0;</pre>
125
        end
126
127
        ram #(
128
             .NUM_BYTES (512),
129
```

```
.INIT_FILE (DMEM_INIT)
130
            ) dmem (
131
             .clk(clk),
132
             .we(~io_space & (dmem_wstrobe|dbg_dmem_we)), .cs(~io_space & (dmem_
133
    →wstrobe|dmem_rstrobe|dbg_dmem_ce)),
             .write_width(dmem_write_width),
134
             .addr(effective_dmem_addr),
135
             .data_in(effective_dmem_to_ram),
136
             .data_out(dmem_from_ram)
137
            );
138
139
141
        /////// Raisin64 Execution Core ////////
        pipeline pipeline1(
142
             .clk(clk),
143
             .rst_n(cpu_rst_n),
144
             .imem_addr(imem_addr),
145
             .imem_data(effective_imem_data_to_cpu),
146
             .imem_data_valid(imem_data_ready),
147
             .imem_addr_valid(imem_addr_valid),
148
             .dmem_addr(dmem_addr), .dmem_dout(dmem_to_ram),
149
             .dmem_din(dmem_to_cpu),
150
             .dmem_cycle_complete(dmem_cycle_complete & ~dmem_rstrobe & ~dmem_wstrobe),
151
             .dmem_write_width(dmem_write_width),
152
             .dmem_rstrobe(dmem_rstrobe),
153
154
             .dmem_wstrobe(dmem_wstrobe)
            );
155
156
157
        //////// JTAG Module ////////
158
        debug_control debug_if(
159
             .jtag_tck(jtag_tck),
160
             .jtag_tms(jtag_tms),
161
             .jtag_tdo(jtag_tdo),
162
             .jtag_tdi(jtag_tdi),
163
164
             .jtag_trst(jtag_trst),
             .cpu_clk(clk),
165
             .sys_rstn(rst_n),
             .cpu_imem_addr(dbg_imem_addr),
             .cpu_debug_to_imem_data(dbg_imem_to_ram),
168
             .cpu_imem_to_debug_data(imem_data),
169
170
             .cpu_imem_we(dbg_imem_we),
             .cpu_imem_ce(dbg_imem_ce),
171
             .cpu_dmem_addr(dbg_dmem_addr),
172
173
             .cpu_debug_to_dmem_data(dbg_dmem_to_ram),
             .cpu_imem_to_debug_data_ready(dbg_imem_ce & ~dbg_imem_we),
174
             .cpu_dmem_to_debug_data_ready(dbg_dmem_ce & ~dbg_dmem_we),
175
             .cpu_dmem_to_debug_data(dmem_to_cpu),
176
             .cpu_dmem_we(dbg_dmem_we),
177
             .cpu_dmem_ce(dbg_dmem_ce),
178
             .cpu_resetn_cpu(dbg_resetn_cpu),
             .cpu_halt_cpu(dbg_halt_cpu)
180
181
182
   endmodule
183
```


5.2.20 ram.v



```
//Test RAM
2
   `include "io_def.vh"
3
4
   module ram(input clk,
                input we,
                input cs,
                input[63:0] addr,
                input[63:0] data_in,
                input[1:0] write_width, //0==64bit, 1==32bit, 2==16bit, 3==8bit
10
                output reg[63:0] data_out);
11
12
       parameter NUM_BYTES = 0;
13
       parameter INIT_FILE = "";
14
15
       reg[63:0] ram[0:(NUM_BYTES/8)-1]; //Nx64 RAM
16
17
       reg[63:0] ramA_result, ramB_result;
18
19
       reg[7:0] weA_b; //Which byte lines are write-enabled
20
21
       reg[7:0] weB_b;
22
       always @(*) begin
23
           weA_b = 8'h00;
24
           weB_b = 8'h00;
25
           if(we) begin
26
                case(write_width)
27
                 `RAM_WIDTH64: {weA_b,weB_b} = 16'hFF00 >> addr[2:0];
28
                 RAM_WIDTH32: {weA_b, weB_b} = 16'hF000 >> addr[2:0];
29
                 RAM_WIDTH16: {weA_b, weB_b} = 16'hC000 >> addr[2:0];
30
                 RAM_WIDTH8: {weA_b, weB_b} = 16'h8000 >> addr[2:0];
31
                endcase
32
            end
       end
35
       wire[127:0] data_in_shift;
```

```
assign data_in_shift = {data_in, 64'h0} >> addr[2:0] *8;
37
38
        generate
39
        genvar i;
40
        for(i = 0; i < 8; i = i+1) begin
41
            always @(posedge clk)
42
                 if(cs)
43
                     if(weA_b[i]) begin
44
                          ram[addr[63:3]][(i+1)*8-1:i*8] \le data_in_shift[64+(i+1)*8-1]
45
    \hookrightarrow 1:64+i*8];
                     end
47
            end
        for(i = 0; i < 8; i = i+1) begin
49
            always @(posedge clk)
50
                 if(cs)
51
                     if(weB_b[i]) begin
52
                          ram[addr[63:3]+1][(i+1)*8-1:i*8] \le data_in_shift[(i+1)*8-1:i*8];
53
                     end
54
            end
55
        endgenerate
56
57
        //Registered read (ready by next clock cycle)
58
        always @(posedge clk) begin
59
            if(cs) begin
61
                 ramA_result <= ram[addr[63:3]];</pre>
62
                 ramB_result <= ram[addr[63:3]+1];</pre>
            end
63
        end
64
65
        reg[2:0] addr_lsb;
66
        always @(posedge clk) begin
67
            addr_lsb <= addr[2:0];
68
        end
69
70
        always @(*) begin
71
            data_out = ({ramA_result,ramB_result} >> ((8-addr_lsb)*8)) & 64
72
    → 'hFFFFFFFFFFFF;
       end
74
        //Populate our program memory with the user-provided hex file
75
        initial begin
76
            $readmemh(INIT_FILE, ram);
77
        end
78
80
   endmodule
```


5.2.21 regfile.v



```
//Raisin64 Register File
   //Registered dual-ported register file two read, one write port
2
   module regfile(
       //# {{clocks|Clocking}}
       input clk,
6
        input rst_n,
        //# {{data|Register Interface}}
        input[63:0] w_data,
10
        output reg[63:0] r1_data,
11
        output reg[63:0] r2_data,
12
13
        //# {{control|Register Control}}
14
        input[5:0] r1_rn,
15
        input[5:0] r2_rn,
17
        input[5:0] w_rn,
        input w_en
18
19
        //# {{debug|Debug Signals}}
20
        );
21
22
        reg[63:0] file[1:63];
23
        reg[63:0] r1_data_pre, r2_data_pre;
24
        integer i;
25
26
        initial for(i = 1; i<64; i = i+1) file[i] <= 64'h0;</pre>
27
28
        always @(posedge clk) if(w_en && w_rn!=6'h0) file[w_rn] <= w_data;</pre>
29
```

```
always @(posedge clk or negedge rst_n)
31
        begin
32
            if(~rst_n) r1_data <= 64'h0;</pre>
33
            else if(r1_rn==6'h0) r1_data <= 64'h0;</pre>
34
            else r1_data <= (w_rn==r1_rn && w_en) ? w_data : file[r1_rn];</pre>
35
        end
36
37
        always @(posedge clk or negedge rst_n)
38
        begin
39
            if(~rst_n) r2_data <= 64'h0;</pre>
40
            else if(r2_rn==6'h0) r2_data <= 64'h0;</pre>
41
            else r2_data <= (w_rn==r2_rn && w_en) ? w_data : file[r2_rn];</pre>
        end
   endmodule
```

5.2.22 schedule.v



^{//}Raisin64 Instruction Scheduler

^{2 //}Schedules a ready instruction to a free execution unit capiable of servicing it

```
module schedule (
4
       //# {{clocks|Clocking}}
       input clk,
6
       input rst_n,
        //# {{data|Decoded Instruction Data}}
       input type,
10
       input[2:0] unit,
11
       input[5:0] r1_in_rn,
12
       input[5:0] r2_in_rn,
13
       input[5:0] rd_in_rn,
15
       input[5:0] rd2_in_rn,
16
        //# {{control|Decoded Instruction Control}}
17
       output reg sc_ready,
18
19
        //# {{control|Register Control}}
20
       input[5:0] reg1_finished,
21
22
       input[5:0] reg2_finished,
23
       //# {{data|Execution Units Register Data}}
24
       output reg[5:0] rd_out_rn,
25
       output reg[5:0] rd2_out_rn,
26
27
       //# {{control|Execution Units Control Signals}}
       output reg alu1_en,
29
       output reg alu2_en,
30
       output reg advint_en,
31
       output reg memunit_en,
32
33
       output reg branch_en,
34
       input alu1_busy,
35
       input alu2_busy,
36
       input advint_busy,
37
       input memunit_busy,
38
       input branch_busy
39
40
       );
41
42
       req[63:0] req_busy;
43
       wire alu_type, advint_type, memunit_type, branch_type;
44
       assign alu_type = ~unit[2];
45
       assign advint_type = ~type && unit==3'h4;
46
       assign memunit_type = type && (unit==3'h4 | unit==3'h5 | unit==3'h6);
47
       assign branch_type = unit==3'h7;
48
49
       wire instIssued;
50
       assign instIssued = alu1_en | alu2_en | advint_en | memunit_en | branch_en;
51
52
       reg operand_unavailable;
53
       always @(*)
55
       begin
56
            operand_unavailable = 0;
57
58
            //The register was previously busy
```

```
if (req_busy[r1_in_rn] && r1_in_rn!=req1_finished && r1_in_rn!=req2_finished)...
60
    →operand_unavailable = 1;
            else if(reg_busy[r2_in_rn] && r2_in_rn!=reg2_finished && r2_in_rn!=reg1_
61
    →finished) operand_unavailable = 1;
62
            //We just issued something to an execution unit
63
            else if(instIssued) begin
64
                 //The incoming source register is non-zero
65
                if(|r1_in_rn) begin
66
                     //And it matches the previous destination register number. We
67
                     //will stall here until it is picked up by reg_busy next cycle
                     if(rd_out_rn==r1_in_rn) operand_unavailable = 1;
                     else if(rd2_out_rn==r1_in_rn) operand_unavailable = 1;
71
                end
72.
                if(|r2_in_rn) begin
73
                     if(rd_out_rn==r2_in_rn) operand_unavailable = 1;
74
                     else if(rd2_out_rn==r2_in_rn) operand_unavailable = 1;
75
                 end
76
            end
77
        end
78
79
        always @(*)
80
        begin
81
            sc_ready = 0;
82
            if (~operand_unavailable & ~branch_busy) begin //TODO Branch busy condition...
    →can probably be moved outside the module via muxing of the unit_en lines with the
    →operation cancel signal
                if(alu_type & (~alu1_busy | ~alu2_busy)) sc_ready = 1;
84
                else if(advint_type & ~advint_busy) sc_ready = 1;
85
                else if (memunit_type & ~memunit_busy) sc_ready = 1;
87
                 else if(branch_type) sc_ready = 1;
            end
88
        end
89
90
        always @(posedge clk or negedge rst_n)
91
92
        begin
            if(~rst_n) begin
                alu1_en <= 0;
                alu2_en <= 0;
95
                advint en <= 0;
96
                memunit_en <= 0;</pre>
97
                branch_en <= 0;
98
                rd_out_rn <= 6'h0;
100
                rd2_out_rn <= 6'h0;
                reg_busy <= 64'h0;
101
102
            end else begin
103
                 //Only allow the scheduling of instructions if the source registers
104
                 //aren't the destination of in-progress instructions.
105
                alu1_en <= 0;
                alu2_en <= 0;
                advint_en <= 0;
108
                memunit en <= 0;
109
                branch_en <= 0;
110
111
                reg_busy[reg1_finished] <= 0;</pre>
112
```

```
reg_busy[reg2_finished] <= 0;</pre>
113
114
                  if(~operand_unavailable & ~branch_busy) begin
115
                      if(alu_type & ~alu1_busy) begin
116
                           alu1_en <= 1;
117
                           rd_out_rn <= rd_in_rn;
118
                           if(|rd_in_rn) reg_busy[rd_in_rn] <= 1;</pre>
119
120
                      end else if(alu_type & ~alu2_busy) begin
121
                           alu2_en <= 1;
122
                           rd_out_rn <= rd_in_rn;
123
                           if(|rd_in_rn) reg_busy[rd_in_rn] <= 1;</pre>
124
125
                      end else if(advint_type & ~advint_busy) begin
126
                           advint_en <= 1;
127
                           rd_out_rn <= rd_in_rn;
128
                           rd2_out_rn <= rd2_in_rn;
129
                           if(|rd_in_rn) reg_busy[rd_in_rn] <= 1;</pre>
130
                           if(|rd2_in_rn) reg_busy[rd2_in_rn] <= 1;</pre>
131
132
                      end else if(memunit_type & ~memunit_busy) begin
133
                           memunit_en <= 1;</pre>
134
                           rd_out_rn <= rd_in_rn;
135
                           if(|rd_in_rn && unit!=3'h6) reg_busy[rd_in_rn] <= 1;</pre>
136
137
138
                      end else if(branch_type) begin
                           branch_en <= 1;
139
                           rd_out_rn <= rd_in_rn;
140
                           //No need to mark R63 busy. If the branch is taken, other
141
                           //instructions in the pipeline are cancelled.
142
143
                      end
144
                  end
             end
145
        end
146
147
    endmodule
148
```

CHAPTER	
SIX	

FOOTNOTES