Raisin64 Documentation


Release 0.1

Christopher Parish

CONTENTS:

1	Raisi	Raisin64 CPU			
	1.1	Overview			
	1.2	Pipeline Stages			
	1.3	Caches			
	1.4	MMU			
	1.5	Interrupt Unit			
	1.6	Debug Unit			
2	Code	e Snippets and Software			
	2.1	Handling Interrupts			
	2.2	Initializing the MMU			
3	Tools				
	3.1	Assembler			
	3.2	Debugging			
4	Nexy	vs 4 DDR Reference Implementation			
	4.1	SoC Peripherals			
	4.2	Required Hardware			
	4.3	Synthesizing the Core			
5	Refe	rence Index			
	5.1	Raisin64 Instruction Set			
	5.2	Verilog Module Index 2			

Raisin64 (*RISC Architecture with In-order Superscalar INterlocked-pipeline*) is a pure 64-bit CPU design created as part of an educational project. Architecturally similar to the MIPS R10000 and POWER3, Raisin64 is a superscalar design that employs multiple specialized pipelines for integer operations, floating point, load/store, etc. Unlike most superscalar designs, Raisin64 does not re-order instructions but instead provides a larger architectural register file of 64x64-bit registers.



Major features of the Raisin64 include:

Bits: 64-bitDesign: RISC

• Type: Register-Register

• Branching: Condition Code

• Endianness: Big

• Page Size: 16KB Fixed

• Virtual Address Size: 47-Bits

• Page Table: Three Level

• **Registers:** 61 (R0 = 0)

CONTENTS: 1

2 CONTENTS:

CHAPTER

ONE

RAISIN64 CPU

- 1.1 Overview
- 1.2 Pipeline Stages
- 1.3 Caches
- 1.4 MMU
- 1.5 Interrupt Unit
- 1.6 Debug Unit

CHAPTER
TWO

CODE SNIPPETS AND SOFTWARE

- 2.1 Handling Interrupts
- 2.2 Initializing the MMU

CHAPTER

THREE

TOOLS

- Assembler
- Debugging
 - Getting OpenOCD

3.1 Assembler

3.2 Debugging

3.2.1 Getting OpenOCD

8 Chapter 3. Tools

CHAPTER

FOUR

NEXYS 4 DDR REFERENCE IMPLEMENTATION

- **4.1 SoC Peripherals**
- 4.2 Required Hardware
- 4.3 Synthesizing the Core

CHAPTER

FIVE

REFERENCE INDEX

5.1 Raisin64 Instruction Set

- Overview
- Instruction Format
- 16-bit formats
 - 16R 16-bit Register Format
 - 16I 16-bit Immediate Format
 - 16-bit OpCode Table
- 32/64-bit Formats
 - 32R 32-bit Register Format
 - 32I 32-bit Immediate Format
 - 64S 64-bit Standard Format
 - 64J 64-bit Jump Format
 - 32 and 64-bit Unit/Op Table
- Instructions

5.1.1 Overview

The Raisin64's instruction set draws heavily from MIPS with some concepts graciously borrowed from ARM as well. While the programmer's model and instruction set are decoupled from the underlying microarchitecture of the specific implementation, it was nonetheless decided to design the instructions such that a hardwired control unit (see TODO:ref:*Instruction Decode*) could process and set the appropriate signals.

Instructions are variable length (16-64) bit, and some have multiple forms like the *ADD Instruction*. When an instruction has multiple encodings, the opcode is usually the same between the alternate length versions of that instruction, but in all cases the processor expands the 16 and 32-bit versions of the instruction into their canonical 64-bit form, which has a regular encoding. The general instruction formats and opcodes are described below.

But Why?

There is a natural appeal to 64 registers on a 64-bit machine. This means 6 bits are needed in the instruction format to address each register. While 64-bit instructions allow this and efficient loading of immediate values, they waste

program space more often than not. Variable length instructions are a good compromise to avoid the size penalty when not necessary.

5.1.2 Instruction Format


There are 6 instruction formats in Raisin64, register and immediate type 16-bit formats (16R and 16I), register and immediate type 32-bit formats (32R and 32I), and a combined register and immediate 64-bit format (64S) as well as a jump format (64J).

Comparing the 16, 32, and 64-bit formats, the smaller instructions contain those instructions which will fit in the reduced number of bits. The larger instruction formats are a super-set of the smaller ones, and whenever an instruction is available in a smaller format, it is available in all larger formats. For example, ADDI is available in 16, 32, and 64-bit instruction size, with the permitted size of the immediate growing as the instruction grows.

The 32 and 64-bit instruction formats share the same Unit/Op numbers, which are effectively the OpCode. The Unit number represents the type of operation while the Op indicates the specific operation requested. This conveniently fits into the first 8 bits of the instruction, making the opcode easier to view and manipulate.

5.1.3 16-bit formats


16R - 16-bit Register Format



Size

The 16-bit regsiter format is a compact expression of select instructions operating with one source and one destination register. Instructions normally operating on three registers, such as ADD, instead operate in 2-register mode (i.e. Rd = Rd + Rs).

16I - 16-bit Immediate Format



Size


The 16-bit immediate format is used only for ADDI and SUBI, allowing for small increment and decrement operations in a compact format.

16-bit OpCode Table

OpCode	Type
0 - ADD	16R
1 - SUB	16R
2 - ADDI	16I
3 - SUBI	16I
4 - SYSCALL	16R
5 - J	16R
6 - JAL	16R
7 - Reserved	

5.1.4 32/64-bit Formats


32R - 32-bit Register Format



Size Type

All register type instructions in the Raisin64 are available in 32R format. The only exception of this is the F* FPU call, which uses the immediate field of the 64S format to call for a specific service, making it not available in 32-bit format.


32I - 32-bit Immediate Format



Size Type

With the exception of JI, JALI, DIVI, and MULI, all immediate type instructions in the Raisin64 are available in the 32I format albeit with a reduced 12-bit immediate value.


64S - 64-bit Standard Format



All register and immediate type instructions (with the exception of branch instructions) from the 32-bit instruction formats are available in the unified 64S format. When these smaller instructions are encountered by the Raisin64,

they are internally expanded into canonical 64S format before being passed onto the rest of the processor. This 64-bit format has space for 4 registers (allowing for instructions like MUL) in addition to 32-bits of immediate data (for shifting and bitwise operations).

64J - 64-bit Jump Format



A special jump format for large displacement BE, BO, JI, and JALI, the 64J format allows for a full 48-bit displacement/jump, sufficient to cover the entire virtual address space of the Raisin64.

32 and 64-bit Unit/Op Table

Unit	Ор
	0 - ADD/ADDI
	1 - SUB/SUBI
1 - Compare/Set	0 - SLT/SLTI
r	1 - SLTU/SLTIU
	2 - SGT/SGTI
	3 - SGTU/SGTIU
2 - Shift	0 - SLL/SLLI
	1 - SRA/SRAI
	2 - SRL/SRLI
3 - Bitwise Op	0 - AND/ANDI
	1 - NOR/NORI
	2 - OR/ORI
	3 - XOR/XORI
4 - Advanced Integer Math	0 - MUL
	1 - MULU
	2 - DIV
	3 - DIVU
4 - Regular Load	0 - LW
	1 - L32
	2 - L16
	3 - L8
5 - Sign-Extend Load	0 - LUI ¹
	1 - L32S
	2 - L16S
	3 - L8S
6 - Store	0 - SW
	1 - S32
	0 - Basic Integer Math 1 - Compare/Set 2 - Shift 3 - Bitwise Op

Continued on next page

Table 1 – continued from previous page

R/I	Unit	Ор
		2 - S16
		3 - S8
0	7 - Jump/Special	0 - SYSCALL
		1 - F* (FPU Call) ¹²
		2 - JAL
		3 - J
1	7 - Jump Immediate	0 - BEQ
		1 - BEQAL
		2 - JALI¹
		3 - JI ¹

5.1.5 Instructions

ADD - Integer Add

Adds registers Rs1 and Rs2, placing the result in Rd.

Usage

```
add Rd, Rs1, Rs2
```

Operation

```
Rd = Rs1 + Rs2;
advance_pc();
```

Encoding

Type 0

 $\mathbf{Unit} \ \ 0$

Op 0

16-bit Opcode 0x0

32-bit Opcode 0x80

64-bit Opcode 0xC0

ADDI - Integer Add Immediate

Adds registers Rs1 and a sign-extended immediate value, placing the result in Rd.

¹ 64-bit format only

² The F* instruction uses the immediate field of 64S to request a specific enumerated service from the FPU. These instructions are documented TODO::ref::here.

Usage

```
addi Rd, Rs1, imm
```

Operation

```
Rd = Rs1 + sign_extend(imm);
advance_pc();
```

Encoding

Type 1

Unit 0

Op 0

16-bit Opcode 0x2

32-bit Opcode 0xA0

64-bit Opcode 0xE0

AND - Bitwise AND

Bitwise ANDs registers Rs1 and Rs2, placing the result in Rd.

Usage

```
and Rd, Rs1, Rs2
```

Operation

```
Rd = Rs1 & Rs2;
advance_pc();
```

Encoding

Type 0

Unit 3

Op 0

16-bit Opcode NONE

32-bit Opcode 0x8C

64-bit Opcode 0xCC

ANDI - Bitwise AND Immediate

Bitwise ANDs register Rs1 and an immediate value, placing the result in Rd.

Usage

```
andi Rd, Rs1, imm
```

Operation

```
Rd = Rs1 & imm;
advance_pc();
```

Encoding

```
Type 1
Unit 3
Op 0
16-bit Opcode NONE
32-bit Opcode 0xAC
64-bit Opcode 0xEC
```

BEQ - Branch if Equal

Branches if the Rs register is equal to the Rd register by a signed displacement in the immediate field. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump.

Tip: An unconditional branch can be accomplished by using the zero register ${\tt r0}$.

Usage

```
beq Rd, Rs, imm
```

Operation

```
if(Rd == Rs)
   pc = pc+(imm<<1);
else
   advance_pc();</pre>
```

Encoding

```
Type 1
Unit 7
Op 0
16-bit Opcode NONE
32-bit Opcode 0xBC
64-bit Opcode 0xFC
```

BEQAL - Branch if Equal And Link

Branches if the Rs register is equal to the Rd register by a signed displacement in the immediate field. The address of the next linear instruction is placed as a return address in r63. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump.

Tip: An unconditional branch can be accomplished by using the zero register r0.

Usage

```
beqal Rd, Rs, imm
```

Operation

```
if(Rd == Rs)
    r63 = next_pc();
    pc = pc+(imm<<1);
else
    advance_pc();</pre>
```

Encoding

```
Type 1
Unit 7
Op 1
16-bit Opcode NONE
32-bit Opcode 0xBD
64-bit Opcode 0xFD
```

DIV - Integer Divide

Divides registers Rs1 by Rs2, and places the quotient in Rd and the remainder in Rd2, treating operands as 2's complement signed.

Usage

```
div Rd, Rd2, Rs1, Rs2
```

Operation

```
Rd = Rs1 / Rs2;
Rd2 = Rs1 % Rs2;
advance_pc();
```

Encoding

```
Type 0
Unit 0
On 3
```

Op 3 16-bit Opcode NONE 32-bit Opcode 0x83 64-bit Opcode 0xC3

DIVU - Unsigned Integer Divide

Divides registers Rs1 by Rs2, and places the quotient in Rd and the remainder in Rd2, treating operands as unsigned.

Usage

```
div Rd, Rd2, Rs1, Rs2
```

Operation

```
Rd = Rs1 / Rs2;
Rd2 = Rs1 % Rs2;
advance_pc();
```

Encoding

```
Type 0
Unit 0
Op 3
16-bit Opcode NONE
32-bit Opcode 0x83
64-bit Opcode 0xC3
```

F* - FPU Call

J - Jump

Unconditional jump to the instruction in Rs. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump.

Usage

```
j Rs
```

Operation

```
pc = Rs;
```

Encoding

Type 0

Unit 7

Op 3

16-bit Opcode 0x5

32-bit Opcode 0x9F

64-bit Opcode 0xDF

JAL - Jump and Link

Unconditional jump to the instruction in Rs, placing the return address in r63. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump.

Usage

```
jal Rs
```

Operation

```
r63 = next_pc();
pc = Rs;
```

Encoding

```
Type 0
Unit 7
Op 2
16-bit Opcode 0x6
32-bit Opcode 0x9E
64-bit Opcode 0xDE
```

JALI - Jump and Link Immediate

Unconditional jump to the immediate value, placing the return address in r63. The top 16 bits of the jump destination address are taken from the current program counter. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump. Due to the size of the immediate value, JALI is only available in 64J format.

Usage

```
jali imm
```

Operation

```
r63 = pc + 8;
pc = (pc & 0xffff00000000000) | imm<<1;
```

Encoding

```
Type 1
Unit 7
Op 2
16-bit Opcode NONE
32-bit Opcode NONE
64-bit Opcode 0xFE
```

JI - Jump Immediate

Unconditional jump to the immediate value. The top 16 bits of the jump destination address are taken from the current program counter. As instructions must be aligned to 16-bit boundaries, the immediate value is left shifted by 1 before the jump. Due to the size of the immediate value, JI is only available in 64J format.

Usage

```
ji imm
```

Operation

```
pc = (pc & 0xffff00000000000) | imm<<1;
```

Encoding

```
Type 1
```

Unit 7

Op 3

16-bit Opcode NONE

32-bit Opcode NONE

64-bit Opcode 0xFF

L16 - Load 16-bit

L16S - Load 16-bit Sign-Extend

L32 - Load 32-bit

L32S - Load 32-bit Sign-Extend

L8 - Load 8-bit

L8S - Load 8-bit Sign-Extend

LUI - Load Upper Immediate

LW - Load 64-bit Word

MUL - Integer Multiply

MULU - Unsigned Integer Multiply

NOR - Bitwise NOR

NORI - Bitwise NOR Immediate

OR - Bitwise OR

ORI - Bitwise OR Immediate

S16 - Store 16-bit

S32 - Store 32-bit

S8 - Store 8-bit

SGT - Set 1 if Greater Than

SGTI - Set 1 if Greater Than Immediate

SGTIU - Set 1 if Greater Than Immediate Unsigned

SGTU - Set 1 if Greater Than Unsigned

SLL - Shift Left Logical

SLLI - Shift Left Logical Immediate

SLT - Set 1 if Less Than

SLTI - Set 1 if Less Than Immediate

SLTIU - Set 1 if Less Than Immediate Unsigned

SLTU - Set 1 if Less Than Unsigned

SRA - Shift Right Arithmetic

SRAI - Shift Right Arithmetic Immediate

SRL - Shift Right Logical

SRLI - Shift Right Logical Immediate

SUB - Integer Subtract

SUBI - Integer Subtract Immediate

SW - Store 64-bit Word

SYSCALL - System Call

XOR - Bitwise XOR

XORI - Bitwise XOR Immediate

5.2 Verilog Module Index

5.2.1 Raisin64.v




Fig. 1: Raisin64.v

```
* Raisin64 CPU
2
   module raisin64 (
       //# {{clocks|Clocking}}
       input clk,
       input rst_n,
       //# {{data|Memory Interface}}
10
       input[63:0] mem_din,
11
       output[63:0] mem_dout,
12
13
       output[63:0] mem_add,
14
       //# {{control|Control Signals}}
15
       output mem_addr_valid,
16
       output mem_dout_write
17
       input mem_din_ready,
       //# {{debug|Debug Signals}}
       input halt);
21
22
   endmodule
```