




FPGA Banks



FPGA Power




1.2V




TBD:
- What if the flash is at 1.8V? Do we need a pad for the LDO?
- Edge connection pinout is TBD


Board Connections



qSPI/DTR Flash



LED



FID1 Fiducial FID3 Fiducial FID5 Fiducial FID2 Fiducial FID4 Fiducial FID6 Fiducial

Sheet: /
File: UPmicro.sch

Title:

Size: A4

Date:

KiCad E.D.A. kicad (5.1.5)-3

Rev:

Id: 1/1