











TPS82084

SLVSD11A -JUNE 2015-REVISED SEPTEMBER 2015

TPS82084 2-A High Efficiency Step-Down Converter MicroSiP™ with Integrated Inductor

Features

- 2-A, Low Profile MicroSiP™ Power Module
- DCS-Control™ Topology
- Up to 95% Efficiency
- 17-µA Operating Quiescent Current
- -40°C to 125°C Operating Temperature Range
- **Hiccup Short Circuit Protection**
- 2.5-V to 6-V Input Voltage Range
- 0.8-V to V_{IN} Adjustable Output Voltage
- Power Save Mode for Light Load Efficiency
- 100% Duty Cycle for Lowest Dropout
- **Output Discharge Function**
- **Power Good Output**
- Integrated Soft Startup
- Over Temperature Protection
- 3.0-mm x 2.8-mm x 1.3-mm 8-Pin µSiL Package

Applications

- **Battery Powered Applications**
- Solid State Drives
- **Processor Supply**
- Mobile Phones

3 Description

The TPS82084 device is a 2-A step-down converter MicroSiP™ module optimized for small solution size and high efficiency. The power module integrates a synchronous step-down converter and an inductor to simplify design, reduce external components and save PCB area. The low profile and compact solution is suitable for automated assembly by standard surface mount equipment.

To maximize efficiency, the converter operates in PWM mode with a nominal switching frequency of 2.4MHz and automatically enters Power Save Mode operation at light load currents. In Power Save Mode, the device operates with typically 17-µA quiescent current. Using the DCS-Control™ topology, the device achieves excellent load transient performance and accurate output voltage regulation. The EN and PG pins, which support sequencing configurations, bring a flexible system design. An integrated soft startup reduces the inrush current required from the input supply. Over temperature protection and Hiccup short circuit protection deliver a robust and reliable solution.


Device Information(1)

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|----------|-------------------|
| TPS82084 | μSiL (8) | 3.00 mm x 2.80 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic

1.8 V Output Application



1.8 V Output Efficiency






Table of Contents


| 1 | Features 1 | | 8.3 Feature Description | 7 |
|---|------------------------------------|----|--|----|
| 2 | Applications 1 | | 8.4 Device Functional Modes | 9 |
| 3 | Description 1 | 9 | Application and Implementation | 10 |
| 4 | Simplified Schematic 1 | | 9.1 Application Information | 10 |
| 5 | Revision History | | 9.2 Typical Applications | 10 |
| 6 | Pin Configuration and Functions | 10 | Power Supply Recommendations | 15 |
| 7 | Specifications | 11 | Layout | 15 |
| ′ | | | 11.1 Layout Guidelines | |
| | 7.1 Absolute Maximum Ratings | | 11.2 Layout Example | |
| | 7.3 Recommend Operating Conditions | | 11.3 Thermal Consideration | |
| | 7.4 Thermal Information | 12 | Device and Documentation Support | 17 |
| | 7.5 Electrical Characteristics 5 | | 12.1 Device Support | |
| | 7.6 Timing Requirements | | 12.2 Community Resources | 17 |
| | 7.7 Typical Characteristics 6 | | 12.3 Trademarks | 17 |
| 8 | Detailed Description | | 12.4 Electrostatic Discharge Caution | 17 |
| O | 8.1 Overview | | 12.5 Glossary | 17 |
| | 8.2 Functional Block Diagram | 13 | Mechanical, Packaging, and Orderable Information | 17 |

5 Revision History

| CI | hanges from Original (June 2015) to Revision A | Page |
|----|--|------|
| • | Changed Product Status to Production Data | 1 |
| • | Changed ESD rating for CDM spec from "±500 V" to "±1000 V" | 4 |
| • | Added Community Resources section | 17 |



6 Pin Configuration and Functions



Pin Functions

| PIN NAME NO. | | 1/0 | DESCRIPTION | | |
|--------------------------------|--|---|--|--|--|
| | | 1/0 | | | |
| EN | 1 | 1 | Enable pin. Pull High to enable the device. Pull Low to disable the device. This pin has an internal pull-down resistor of typically 400 k Ω when the device is disabled. | | |
| PG | Power good open drain output pin. A pull-up resistor can be connected to any voltage than 6V. Leave it open if it is not used. | | Power good open drain output pin. A pull-up resistor can be connected to any voltage less than 6V. Leave it open if it is not used. | | |
| VIN | 3,4 | PWR | Input voltage pin. | | |
| GND | 5,6 | | Ground pin. | | |
| FB | 7 | 1 | Feedback reference pin. An external resistor divider connected to this pin programs the output voltage. | | |
| VOUT 8 PWR Output voltage pin. | | PWR | Output voltage pin. | | |
| | | The exposed thermal pad must be connected to the GND pin. Must be soldered to achieve appropriate power dissipation and mechanical reliability. | | | |



7 Specifications

7.1 Absolute Maximum Ratings

See Note (1)

| | | MIN | MAX | UNIT |
|----------------------|-----------------------|------|-----|------|
| Voltage at pins (2) | EN, PG, VIN, FB, VOUT | -0.3 | 7 | V |
| Sink current | PG | | 1.0 | mA |
| Module operating tem | perature | -40 | 125 | °C |
| T _{stg} | Storage temperature | -40 | 125 | °C |

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground pin.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | ±2000 | |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±1000 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommend Operating Conditions

Over operating free-air temperature range, unless otherwise noted.

| | | MIN | MAX | UNIT |
|------------------|---|-----|----------|------|
| V _{IN} | Input voltage range | 2.5 | 6 | V |
| V_{PG} | Power good pull-up resistor voltage | | 6 | V |
| V _{OUT} | Output voltage range | 0.8 | V_{IN} | V |
| I _{OUT} | Output current range ⁽¹⁾ | 0 | 2 | Α |
| T _J | Module operating temperature range ⁽¹⁾ | -40 | 125 | °C |

⁽¹⁾ The module operating temperature range includes module self temperature rise and IC junction temperature rise. In applications where high power dissipation is present, the maximum operating temperature or maximum output current must be derated.

7.4 Thermal Information

| | | TPS82084 | |
|------------------------|--|----------|------|
| | THERMAL METRIC ⁽¹⁾ | μSiL | UNIT |
| | | 8-Pin | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 68.7 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | n/a | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | n/a | °C/W |
| Ψιτ | Junction-to-top characterization parameter | 0.4 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 30.0 | °C/W |
| R ₀ JC(bot) | Junction-to-case (bottom) thermal resistance | n/a | °C/W |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

 T_J = -40°C to 125°C and V_{IN} = 2.5V to 6V. Typical values are at T_J = 25°C and V_{IN} = 3.6V, unless otherwise noted.

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|------------------------------------|--|-----|------|----------|------|
| SUPPL | Y | | | | | |
| V _{IN} | Input voltage range | | 2.5 | | 6 | V |
| IQ | Quiescent current into VIN | No load, device not switching $T_J = -40^{\circ}\text{C}$ to 85°C, $V_{IN} = 2.5 \text{ V}$ to 5.5 V | | 17 | 25 | μΑ |
| I _{SD} | Shutdown current into VIN | EN = Low, $T_J = -40^{\circ}\text{C}$ to 85°C, $V_{IN} = 2.5 \text{ V}$ to 5.5 V | | 0.7 | 5 | μΑ |
| V_{UVLO} | Under voltage lock out threshold | V _{IN} falling | 2.1 | 2.2 | 2.3 | V |
| VUVLO | Onder voltage lock out till eshold | V _{IN} rising | 2.3 | 2.4 | 2.5 | V |
| т | Thermal shutdown threshold | T _J rising | | 150 | | °C |
| T_{JSD} | Thermal shutdown hysteresis | T_J falling | | 20 | | °C |
| LOGIC | INTERFACE EN | | | | | |
| V _{IH} | High-level input voltage | | 1.0 | 0.8 | | V |
| V _{IL} | Low-level input voltage | | | 0.7 | 0.4 | V |
| I _{lkg(EN)} | Input leakage current into EN pin | EN = High | | 0.01 | 0.16 | μA |
| R _{PD} | Pull-down resistance at EN pin | EN = Low | | 400 | | kΩ |
| SOFT S | START, POWER GOOD | | | | | |
| ., | | V _{OUT} rising, referenced to V _{OUT} nominal | 93% | 95% | 98% | |
| V_{PG} | Power good threshold | V _{OUT} falling, referenced to V _{OUT} nominal | 88% | 90% | 93% | |
| $V_{PG,OL}$ | Low-level output voltage | I _{sink} = 1mA | | | 0.4 | V |
| I _{lkg(PG)} | Input leakage current into PG pin | V _{PG} = 5V | | 0.01 | 0.16 | μA |
| OUTPU | ΙΤ | | | | | |
| V _{OUT} | Output voltage range | | 0.8 | | V_{IN} | V |
| | _ ,, , , , , | PWM mode | 792 | 800 | 808 | |
| V_{FB} | Feedback regulation voltage | PSM mode, C _{OUT} = 22 μF | 792 | 800 | 817 | mV |
| I _{lkg(FB)} | Feedback input leakage current | V _{FB} = 0.8 V | | 0.01 | 0.1 | μA |
| R _{DIS} | Output discharge resistor | EN = Low, V _{OUT} = 1.8 V | | 260 | | Ω |
| | Line regulation | I _{OUT} = 1 A, V _{IN} = 2.5 V to 6 V | | 0.02 | | %/V |
| | Load regulation | I _{OUT} = 0.5 A to 2 A | | 0.16 | | %/A |
| POWER | R SWITCH | | | | | |
| _ | High-side FET on-resistance | I _{SW} = 500 mA | | 31 | 56 | mΩ |
| R _{DS(on)} | Low-side FET on-resistance | I _{SW} = 500 mA | | 23 | 45 | mΩ |
| R _{DP} | Dropout resistance | 100% mode | | 69 | | mΩ |
| I _{LIMF} | High-side FET switch current limit | | | 3.6 | | Α |
| f _{SW} | PWM switching frequency | I _{OUT} = 1 A | | 2.4 | | MHz |


7.6 Timing Requirements

 T_J = -40°C to 125°C and V_{IN} = 2.5V to 6V. Typical values are at T_J = 25°C and V_{IN} = 3.6V, unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|-----------------|--|-----|-----|-----|------|
| SOFT S | SOFT START | | | | | |
| t _{SS} | Soft start time | Time from EN high to 95% of V _{OUT} nominal | | 0.8 | | ms |



7.7 Typical Characteristics






8 Detailed Description

8.1 Overview

The TPS82084 synchronous step-down converter power module is based on DCS-Control™ (Direct Control with Seamless transition into Power Save Mode). This is an advanced regulation topology that combines the advantages of hysteretic, voltage and current mode control.

The DCS-Control™ topology operates in PWM (Pulse Width Modulation) mode for medium to heavy load conditions and in PSM (Power Save Mode) at light load currents. In PWM, the converter operates with its nominal switching frequency of 2.4 MHz having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters Power Save Mode, reducing the switching frequency and minimizing the IC's quiescent current to achieve high efficiency over the entire load current range. DCS-Control™ supports both operation modes using a single building block and therefore has a seamless transition from PWM to PSM without effects on the output voltage. The TPS82084 offers excellent DC voltage regulation and load transient regulation, combined with low output voltage ripple, minimizing interference with RF circuits.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 PWM and PSM Operation

The TPS82084 includes a fixed on-time (t_{ON}) circuitry. This t_{ON} , in steady-state operation in PWM and PSM modes, is estimated as:

$$t_{ON} = 420 \text{ns} \times \frac{V_{OUT}}{V_{IN}} \tag{1}$$

In PWM mode, the TPS82084 operates with pulse width modulation in continuous conduction mode (CCM) with a t_{ON} shown in Equation 1 at medium and heavy load currents. A PWM switching frequency of typically 2.4 MHz is achieved by this t_{ON} circuitry. The device operates in PWM mode as long as the output current is higher than half the inductor's ripple current estimated by Equation 2.

$$\Delta I_{L} = t_{ON} \times \frac{V_{IN} - V_{OUT}}{L} \tag{2}$$

To maintain high efficiency at light loads, the device enters Power Save Mode seamlessly when the load current decreases. This happens when the load current becomes smaller than half the inductor's ripple current. In PSM, the converter operates with a reduced switching frequency and with a minimum quiescent current to maintain high efficiency. The on time in PSM is also based on the same t_{ON} circuitry. The switching frequency in PSM is estimated as:



Feature Description (continued)

$$f_{PFM} = \frac{2 \times I_{OUT}}{t_{ON}^2 \times \frac{V_{IN}}{V_{OUT}} \times \frac{V_{IN} - V_{OUT}}{L}}$$
(3)

In PSM, the output voltage rises slightly above the nominal output voltage in PWM mode. This effect is reduced by increasing the output capacitance. The output voltage accuracy in PSM operation is reflected in the electrical specification table and given for a 22-uF output capacitor.

8.3.2 Low Dropout Operation (100% Duty Cycle)

The device offers a low input to output voltage differential by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on. This is particularly useful in battery powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain a minimum output voltage is given by:

$$V_{IN(min)} = V_{OUT(min)} + I_{OUT} \times R_{DP}$$

where

- R_{DP} = Resistance from V_{IN} to V_{OUT} , including high-side FET on-resistance and DC resistance of the inductor.
- V_{OUT(min)} = Minimum output voltage the load can accept.

 (4)

8.3.3 Soft Startup

The TPS82084 has an internal soft start circuit which ramps up the output voltage to the nominal voltage during a soft start time of typically 0.8ms. This avoids excessive inrush current and creates a smooth output voltage slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance. The device is able to monotonically start into a pre-biased output capacitor. The device starts with the applied bias voltage and ramps the output voltage to its nominal value.

8.3.4 Switch Current Limit and Short Circuit Protection (Hiccup-Mode)

The switch current limit prevents the device from high inductor current and from drawing excessive current from the battery or input voltage rail. Excessive current might occur with a heavy load/shorted output circuit condition. If the inductor peak current reaches the switch current limit, the high-side FET is turned off and the low-side FET is turned on to ramp down the inductor current. Once this switch current limits is triggered 32 times, the devices stop switching and enables the output discharge. The devices then automatically start a new startup after a typical delay time of 66µs has passed. This is named HICCUP short circuit protection. The devices repeat this mode until the high load condition disappears.

8.3.5 Undervoltage Lockout

To avoid mis-operation of the device at low input voltages, an under voltage lockout is implemented, which shuts down the devices at voltages lower than V_{UVLO} with a hysteresis of 200 mV.

8.3.6 Thermal Shutdown

The device goes into thermal shutdown and stops switching once the junction temperature exceeds T_{JSD}. Once the device temperature falls below the threshold by 20°C, the device returns to normal operation automatically.



8.4 Device Functional Modes

8.4.1 Enable and Disable

The device is enabled by setting the EN pin to a logic High. Accordingly, shutdown mode is forced if the EN pin is pulled Low with a shutdown current of typically 0.7 μ A. An internal resistor of 260 Ω discharges the output via the VOUT pin smoothly when the device is disabled. The output discharge function also works when thermal shutdown, undervoltage lockout or short circuit protection are triggered.

An internal pull-down resistor of 400 k Ω is connected to the EN pin when the EN pin is Low. The pull-down resistor is disconnected when the EN pin is High.

8.4.2 Power Good Output

The device has a power good (PG) output. The PG pin goes high impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. The PG pin is an open drain output and is specified to sink up to 1 mA. The power good output requires a pull-up resistor connecting to any voltage rail less than 6 V.

The PG pin goes low when the device is disabled or in thermal shutdown. When the device is in UVLO, the PG pin is high impedance. The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin floating when it is not used.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS82084 is a synchronous step-down converter power module whose output voltage is adjusted by component selection. The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

9.2 Typical Applications




Figure 4. 1.2-V Output Application

9.2.1 Design Requirements

For this design example, use the input parameters shown in Table 1.

Table 1. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
|-----------------------|---------------|
| Input voltage range | 2.5 V to 6 V |
| Output voltage | 1.2 V |
| Output ripple voltage | < 20 mV |
| Output current rating | 2 A |

Table 2 lists the components used for the example.

Table 2. List of Components(1)

| REFERENCE | DESCRIPTION | MANUFACTURER |
|-----------|--|----------------------|
| C1 | 1 0μF, Ceramic Capacitor, 10 V, X7R, size 0805, GRM21BR71A106KE51 | Murata |
| C2 | 22 μF, Ceramic Capacitor, 6.3 V, X7R, size 0805, CL21B226MQQNNNE or 22 μF, Ceramic Capacitor, 6.3 V, X7S, size 0805, C2012X7S1A226M125AC | Samsung or TDK |
| R1 | Depending on the output voltage, 1% accuracy | Std |
| R2 | 16 kΩ, 1% accuracy | Std |
| R3 | 499 kΩ, 1% accuracy | Std |

(1) See Third-Party Products disclaimer



9.2.2 Detailed Design Procedure

9.2.2.1 Setting the Output Voltage

The output voltage is set by an external resistor divider according to the following equations:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right)$$
 (5)

R2 should not be higher than 180 k Ω to achieve high efficiency at light load while providing acceptable noise sensitivity. Larger currents through R2 improve noise sensitivity and output voltage accuracy. Figure 4 shows a recommended external resistor divider value for a 1.2-V output. Choose appropriate resistor values for other output voltages.

9.2.2.2 Input and Output Capacitor Selection


For best output and input voltage filtering, ceramic capacitors are required. The input capacitor minimizes input voltage ripple, suppresses input voltage spikes and provides a stable system rail for the device. A 10- μ F or larger input capacitor is required. The output capacitor value can range from 22 μ F up to more than 150 μ F. The recommended typical output capacitor value is 22 μ F. Values over 150 μ F may be possible with a reduced load during startup in order to avoid triggering the Hiccup short circuit protection. A feed forward capacitor is not required for proper operation.

Ceramic capacitor has a DC-Bias effect, which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering its package size and voltage rating. Ensure that the input effective capacitance is at least $5 \, \mu F$ and the output effective capacitance is at least $8 \, \mu F$.

TEXAS INSTRUMENTS

9.2.3 Application Performance Curves


 $T_A = 25$ °C, $V_{IN} = 5$ V, $V_{OUT} = 1.2$ V, unless otherwise noted.



Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated






Copyright © 2015, Texas Instruments Incorporated

Submit Documentation Feedback





Submit Documentation Feedback

Copyright © 2015, Texas Instruments Incorporated



10 Power Supply Recommendations

The devices are designed to operate from an input supply voltage range between 2.5 V and 6 V. The average input current of the TPS82084 is calculated as:

$$I_{IN} = \frac{1}{\eta} \times \frac{V_{OUT} \times I_{OUT}}{V_{IN}} \tag{6}$$

Ensure that the power supply has a sufficient current rating for the application.

11 Layout

11.1 Layout Guidelines

- It is recommended to place all components as close as possible to the IC. Specially, the input capacitor placement must be closest to the VIN and GND pins of the device.
- Use wide and short traces for the main current paths to reduce the parasitic inductance and resistance.
- To enhance heat dissipation of the device, the exposed thermal pad should be connected to bottom or internal layer ground planes using vias.
- Refer to Figure 22 for an example of component placement, routing and thermal design.
- The recommended land pattern for the TPS82084 is shown at the end of this data sheet. For best manufacturing results, it is important to create the pads as solder mask defined (SMD). This keeps each pad the same size and avoids solder pulling the device during reflow.

11.2 Layout Example




Figure 22. TPS82084 PCB Layout



11.3 Thermal Consideration

The TPS82084's output current needs to be derating when the device operates in a high ambient temperature or deliver high output power. The amount of current derated is dependent upon the input voltage, output power, PCB layout design and environmental thermal condition. Care should especially be taken in applications where the localized PCB temperature exceeds 65°C.


The TPS82084 module temperature must be kept less than the maximum rating of 125°C. Three basic approaches for enhancing thermal performance are listed below:

- Improve the power dissipation capability of the PCB design.
- Improve the thermal coupling of the component to the PCB.
- Introduce airflow into the system.

To estimate approximate module temperature of TPS82084, apply the typical efficiency stated in this datasheet to the desired application condition for the module power dissipation, then calculate the module temperature rise by multiplying the power dissipation by its thermal resistance. For more details on how to use the thermal parameters in real applications, see the application notes: SZZA017 and SPRA953.

Figure 23 shows the thermal measurement on the TPS82084EVM-672. It gives a guideline on the temperature rise when the TPS82084 is operated in free air at 25°C ambient under certain application conditions. The temperatures are checked at Spot and Area as listed below:

- Spot: temperature of the EVM board
- Area: temperature of the TPS82084



 $V_{IN} = 5 \text{ V}, V_{OUT} = 3.3 \text{ V}, I_{OUT} = 2 \text{ A}$

Figure 23. Thermal Measurement



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

MicroSiP, DCS-Control, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



MICRO SYSTEM IN PACKAGE




NOTES:

MicroSiP is a trademark of Texas Instruments

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. Pick and place nozzle Ø 1.3 mm or smaller recommended.
- 4. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



MICRO SYSTEM IN PACKAGE




NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



MICRO SYSTEM IN PACKAGE



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





PACKAGE OPTION ADDENDUM

19-Feb-2018

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|--|------------------|---------------------|--------------|-----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| TPS82084SILR | ACTIVE | uSiP | SIL | 8 | 3000 | RoHS (In Work) & Green (In Work) | Call TI | Level-2-260C-1 YEAR | -40 to 125 | 1D TXI084*EC | Samples |
| TPS82084SILT | ACTIVE | uSiP | SIL | 8 | 250 | RoHS (In Work) & Green (In Work) | Call TI | Level-2-260C-1 YEAR | -40 to 125 | 1D TXI084*EC | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

19-Feb-2018

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 24-Jan-2018

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS82084SILR | uSiP | SIL | 8 | 3000 | 330.0 | 12.4 | 3.0 | 3.2 | 1.45 | 4.0 | 12.0 | Q1 |

www.ti.com 24-Jan-2018



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| TPS82084SILR | uSiP | SIL | 8 | 3000 | 383.0 | 353.0 | 58.0 | |

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.