

# spiMaster IP Core Specification

Author: Steve Fielding sfielding@base2designs.com

**Rev. 1.1 November 5, 2008** 



### **Revision History**

Rev.	Date	Author	Description
1.0	4/08/08	Sfielding	Created
1.1	5/13/08	Sfielding	Added missing registers



### **Contents**

INTRODUCTION	
ARCHITECTURE	
OPERATION	
REGISTERS	
CLOCKS	
IO PORTS	
WISHBONE DATASHEET	11
RESOURCE LITILIZATION	12



### Introduction

spiMaster is a SPI (Serial Peripheral Interface) IP core, operating as a SPI master. It can support basic SPI bus accesses, and SD/MMC memory cards

- Full SD/MMC memory card support, including card initialization, block read, and block write.
- Basic SPI bus access.
- 512 byte receive and transmit Fifos.
- 8-bit slave Wishbone interface.
- Separate clocks for Wishbone interface and SPI core logic.
- SPI clock frequency configurable via bus interface.
- Data transfer at speeds close to SD/MMC card maximum rate.



## **Architecture**



### **Operation**

These are the steps required to initialize SD/MMC memory card, perform a block write, followed by a block read.

#### **Initialize**

```
Set SPI_TRANS_TYPE_REG = SPI_INIT_SD

Set SPI_TRANS_CTRL_REG = SPI_TRANS_START

Wait for SPI_TRANS_STS_REG != TRANS_BUSY

Check for SPI_TRANS_ERROR_REG [1:0] == INIT_NO_ERROR
```

#### **Block Write**

Write 512 bytes to SPI\_TX\_FIFO\_DATA\_REG Set the SD block address registers:

SD\_ADDR\_7\_0\_REG SD\_ADDR\_15\_8\_REG SD\_ADDR\_23\_16\_REG SD\_ADDR\_31\_24\_REG

Set SPI\_TRANS\_TYPE\_REG = SPI\_RW\_READ\_SD\_BLOCK
Set SPI\_TRANS\_CTRL\_REG = SPI\_TRANS\_START
Wait for SPI\_TRANS\_STS\_REG != TRANS\_BUSY

Check for SPI\_TRANS\_ERROR\_REG[5:4] == WRITE\_NO\_ERROR

#### **Block Read**

Set the SD block address registers:

SD\_ADDR\_7\_0\_REG SD\_ADDR\_15\_8\_REG



SD\_ADDR\_23\_16\_REG

SD\_ADDR\_31\_24\_REG

Set SPI\_TRANS\_TYPE\_REG = SPI\_RW\_READ\_SD\_BLOCK

Set SPI\_TRANS\_CTRL\_REG = SPI\_TRANS\_START

Wait for SPI\_TRANS\_STS\_REG != TRANS\_BUSY

Check for SPI\_TRANS\_ERROR\_REG[3:2] == READ\_NO\_ERROR

Read 512 bytes from SPI\_RX\_FIFO\_DATA\_REG



## Registers

Register Address	Name
0x0	SPI_MASTER_VERSION_REG
0x1	SPI_MASTER_CONTROL_REG
0x2	TRANS_TYPE_REG
0x3	TRANS_CTRL_REG
0x4	TRANS_STS_REG
0x5	TRANS_ERROR_REG
0x6	DIRECT_ACCESS_DATA_REG
0x7	SD_ADDR_7_0_REG
0x8	SD_ADDR_15_8_REG
0x9	SD_ADDR_23_16_REG
0xa	SD_ADDR_31_24_REG
0xb	SPI_CLK_DEL_REG
0x10	RX_FIFO_DATA_REG
0x12	RX_FIFO_DATA_COUNT_MSB
0x13	RX_FIFO_DATA_COUNT_LSB
0x14	RX_FIFO_CONTROL_REG
0x20	TX_FIFO_DATA_REG
0x24	TX_FIFO_CONTROL_REG

#### SPI\_MASTER\_VERSION\_REG

Bit Position	Name	Description
[7:4]	VERSION_NUM_MAJOR	Major revision number
[3:0]	VERSION_NUM_MINOR	Minor revision number



#### SPI\_MASTER\_CONTROL\_REG

Bit	Name	Description	Default	R/W
Position				
0	RST	1 = Reset core logic, and registers. Self	0	W
		clearing		

#### TRANS\_TYPE\_REG

Bit	Name	Description	Default	R/W
Position				
[1:0]	TRANS_TYPE	Sets the transaction type, where;	0	R/W
		0 = DIRECT_ACCESS		
		$1 = INIT\_SD$		
		2 = RW_READ_SD_BLOCK		
		3 = RW_WRITE_SD_BLOCK		

#### TRANS\_CTRL\_REG

Bit	Name	Description	Default	R/W
Position				
0	TRANS_START	1 = Start transaction. Self clearing	0	W

#### TRANS\_STS\_REG

Bit	Name	Description	Default	R/W
Position				
0	TRANS_BUSY	1 = Transaction busy		R

#### $TRANS\_ERROR\_REG$

Bit	Name	Description	Default	R/W
Position	1			
[5:4]	SD_WRITE_ERROR	0 = WRITE_NO_ERROR		R
		1 = WRITE_CMD_ERROR		
		2 = WRITE_DATA_ERROR		
		3 = WRITE_BUSY_ERROR		
[3:2]	SD_READ_ERROR	$0 = READ\_NO\_ERROR$		R
		1 = READ_CMD_ERROR		
		2 = READ_TOKEN_ERROR		





Bit	Name	Description	Default	R/W
Position				
[1:0]	SD_INIT_ERROR	0 = INIT_NO_ERROR		R
		1 = INIT_CMD0_ERROR		
		2 = INIT_CMD1_ERROR		

#### DIRECT\_ACCESS\_DATA\_REG

Bit	Name	Description	Default	R/W
Position				
[7:0]		Set TX_DATA prior to starting a DIRECT_ACCESS transaction.  Note that the SPI bus has no concept of a read or write transaction. Thus every DIRECT_ACCESS transaction transmits data from the SPI master, and receives data from the SPI slave.		W
[7:0]	RX_DATA	Read RX_DATA after completing a		R
		DIRECT_ACCESS transaction		

#### SD\_ADDR\_7\_0\_REG

Bit	Name	Description	Default	R/W
Position				
[7:0]	SD_ADDR_7_0	SD_ADDR[7:0]. Normally set to zero, because	00	R/W
		memory accesses should occur on a 512 byte		
		boundary. Set the SD/MMC memory address		
		before starting a block read or block write		

#### SD\_ADDR\_15\_8\_REG

Bit	Name	Description	Default	R/W
Position				
[7:0]	SD_ADDR_15_8	SD_ADDR[15:8]. Normally set	00	R/W
		SD_ADDR[8] to zero, because memory		
		accesses should occur on a 512 byte		
		boundary		

#### SD\_ADDR\_23\_16\_REG

Bit	Name	Description	Default	R/W
Position				
[7:0]	SD_ADDR_23_16	SD_ADDR[23:16]	00	R/W



#### SD\_ADDR\_31\_24\_REG

Bit	Name	Description	Default	R/W
Position				
[7:0]	SD_ADDR_31_24	SD_ADDR[31:24]	00	R/W

#### SPI\_CLK\_DEL\_REG

Bit	Name	Description	Default	R/W
Position				
[7:0]	SPI_CLK_DEL	SPI_CLK_DEL controls the frequency of the	00	R/W
		SPI_CLK after SD initialization is completed. To		
		set the clock frequency during SD initialization		
		you will need to modify the constant		
		SLOW_SPI_CLK in spiMaster_defines.v		
		SPI_CLK_DEL = (spiSysClk / (SPI_CLK * 2)) –		

#### RX\_FIFO\_DATA\_REG

Bit	Name	Description	R/W
Position			
[7:0]	RX_FIFO_DATA	SD/MMC block read data. Note, fifo size	R
		matches the SD/MMC block size of 512 bytes.	

#### RX\_FIFO\_DATA\_COUNT\_MSB

Bit	Name	Description	R/W
Position	ı		
[7:0]	FIFO_DATA_COUNT_MSB	MSByte of FIFO_DATA_COUNT.	R
		Indicates the number of data entries	
		within the fifo.	

#### RX\_FIFO\_DATA\_COUNT\_LSB

Bit	Name	Description	R/W
Position			
[7:0]	FIFO_DATA_COUNT_LSB	LSByte of FIFO_DATA_COUNT.	R
		Indicates the number of data entries	
		within the fifo.	

#### RX\_FIFO\_CONTROL\_REG





Bit	Name	Description	Default	R/W
Position	1			
0	FIFO_FORCE_EMPTY	1 = force fifo empty. Deletes all the	0	W
		data samples within the fifo. Self	•	
		clearing.		

#### TX\_FIFO\_DATA\_REG

Bit	Name	Description	R/W
Position			
[7:0]	TX_FIFO_DATA	SD/MMC block write data. Fifo size matches the	W
		SD/MMC block size of 512 bytes.	

#### TX\_FIFO\_CONTROL\_REG

Bit	Name	Description	Default	R/W
Position				
0	FIFO_FORCE_EMPTY	1 = force fifo empty. Deletes all the	0	W
		data samples within the fifo. Self		
		clearing.		

## Clocks

Name	Source	Rates (MHz)		Remarks	Description	
		Max	Min	Res		
spiSysClk	Input	-	-	-	Duty cycle	SPI system
	Pad				50/50.	clock.
clk_i	Input	SpiSys	spiSysClk		Duty cycle	Wishbone bus
	Pad	Clk * 5			50/50.	clock.

Table 1: List of clocks



### **IO Ports**

Port	Width	Direction	Description
spiSysClk	1	input	spi logic clock.
clk_i	1	input	WISHBONE clock input. Can be asynchronous
			to usbClk. spiSysClk <= clk_i <= spiSysClk * 5
rst_i	1	input	WISHBONE reset. Synchronous to clk_i.
			Resets all logic.
address_i	8	input	WISHBONE address input
data_i	8	input	WISHBONE data input
data_o	8	output	WISHBONE data output
writeEn	1	input	WISHBONE write enable
strobe_i	1	input	WISHBONE strobe input
ack_o	1	output	WISHBONE acknowledge output
spiClkOut	1	output	SPI clock. Clock speed configurable
spiDataIn	1	input	SPI serial data from slave
spiDataOut	1	input	SPI serial data to slave
spiCS_n	1	input	SPI device chip select

**Table 2: List of IO ports** 



### **Wishbone Datasheet**

WISHBONE DATASHEET						
for SpiMaster IP Core						
Description	Specification					
General Description:	8-bit slave input and output port					
Supported cycles:	SLAVE READ/WRITE					
Data port Size:	8-bit					
Data port granularity:	8-bit					
Data port, max operand size:	8-bit					
Data transfer ordering:	N/A					
Data transfer sequencing:	Undefined					
	Signal Name	WISHBONE Equiv.				
	address_i	ADR_I				
Supported signal list and cross reference to	data_i[7:0]	DAT_I()				
equivalet WISHBONE signals:	data_o[7:0]	DAT_O()				
	we_i	WE_I				
	strobe_i	STB_I				
	ack_o	ACK_O				
	clk_i	CLK_I				
	rst_i	RST_I				

Table 3: WISHBONE data sheet



### **Resource Utilization**

Design Entity	Logic Cells	Memory bytes
spiMaster (top level)	906	1024

Table 4 Resource utilization for Altera CycloneEP2C20