

Using the SDRAM on Altera's DE1-SoC Board with VHDL Designs

For Quartus II 14.1

1 Introduction

This tutorial explains how the SDRAM chip on Altera's DE1-SoC Development and Education board can be used with a Nios II system implemented by using the Altera Qsys tool. The discussion is based on the assumption that the reader has access to a DE1-SoC board and is familiar with the material in the tutorial *Introduction to the Altera Qsys System Integration Tool*.

The screen captures in the tutorial were obtained using the Quartus[®] II version 14.0; if other versions of the software are used, some of the images may be slightly different.

Contents:

- Example Nios II System
- The SDRAM Interface
- Using the Qsys tool to Generate the Nios II System
- Integration of the Nios II System into the Quartus II Project
- Using the Clock Signals IP Core

2 Background

The introductory tutorial *Introduction to the Altera Qsys System Integration Tool* explains how the memory in the Cyclone IV FPGA chip can be used in the context of a simple Nios II system. For practical applications it is necessary to have a much larger memory. The Altera DE1-SoC board contains an SDRAM chip that can store 64 Mbytes of data. The memory is organized as 8M x 16 bits x 4 banks. The SDRAM chip requires careful timing control. To provide access to the SDRAM chip, the Qsys tool implements an *SDRAM Controller* circuit. This circuit generates the signals needed to deal with the SDRAM chip.

3 Example Nios II System

As an illustrative example, we will add the SDRAM to the Nios II system described in the *Introduction to the Altera Qsys System Integration Tool* tutorial. Figure 1 gives the block diagram of our example system.




Figure 1. Example Nios II system implemented on the DE1-SoC board.

The system realizes a trivial task. Eight toggle switches on the DE1-SoC board, SW7-0, are used to turn on or off the eight red LEDs, LEDR7-0. The switches are connected to the Nios II system by means of a parallel I/O interface configured to act as an input port. The LEDs are driven by the signals from another parallel I/O interface configured to act as an output port. To achieve the desired operation, the eight-bit pattern corresponding to the state of the switches has to be sent to the output port to activate the LEDs. This will be done by having the Nios II processor execute an application program. Continuous operation is required, such that as the switches are toggled the lights change accordingly.

The introductory tutorial showed how we can use the Qsys tool to design the hardware needed to implement this task, assuming that the application program which reads the state of the toggle switches and sets the red LEDs accordingly is loaded into a memory block in the FPGA chip. In this tutorial, we will explain how SDRAM chip on the DE1-SoC board can be included in the system in Figure 1, so that our application program can be run from the SDRAM rather than from the on-chip memory.

Doing this tutorial, the reader will learn about:

- Using the Qsys tool to include an SDRAM interface for a Nios II-based system
- Timing issues with respect to the SDRAM on the DE1-SoC board

Please note that the SDRAM interface described in this tutorial should also work when the user changes to use the Arm-A9 Processor instead of Nios II Processor in the system.

4 The SDRAM Interface

The SDRAM chip on the DE1-SoC board has a capacity of 512 Mbits (64 Mbytes). Each chip is organized as 8M x 16 bits x 4 banks. The signals needed to communicate with a chip are shown in Figure 2. All of the signals, except the clock, can be provided by the SDRAM Controller that can be generated by using the Qsys tool. The clock signal is provided separately. It has to meet the clock-skew requirements as explained in section 7. Note that some signals are active low, which is denoted by the suffix N.




Figure 2. The SDRAM signals.

5 Using the Qsys tool to Generate the Nios II System

Our starting point will be the Nios II system discussed in the *Introduction to the Altera Qsys System Integration Tool* tutorial, which we implemented in a project called *lights*. We specified the system shown in Figure 3.




Figure 3. The Nios II system defined in the introductory tutorial.

If you saved the *lights* project, then open this project in the Quartus II software and then open the Qsys tool. Otherwise, you need to create and implement the project, as explained in the introductory tutorial, to obtain the system shown in the figure.

To add the SDRAM, in the window of Figure 3 select Memory Interfaces and Controllers > SDRAM > SDRAM Controller and click Add. A window depicted in Figure 4 appears. Set the **Data Width** parameter to **16** bits, the Row Width to **13** bits, the Column Width to **10** bits, and leave the default values for the rest. Since we will not simulate the system in this tutorial, do not select the option Include a functional memory model in the system testbench. Select the *Timing* tab to get to the window in Figure 5. Configure the SDRAM timing parameters by setting **Issue one refresh command every** to **7.8125** microseconds, **Duration of refresh command(t_rp)** to **15.0** nanoseconds, **Duration of precharge command(t_rcd)** to **15.0** nanoseconds, and **Access time(t_ac)** to **5.4** nanoseconds. Click Finish. Now, in the window of Figure 3, there will be an **sdram** module added to the design. Rename this module to *sdram*. Connect the SDRAM to the rest of the system in the same manner as the on-chip memory, and export the SDRAM wire port. Double-click on the Base Address of the *sdram* and enter the value 0x08000000 to produce the assignment shown in Figure 6. To make use of the SDRAM, we need to configure the reset vector and exception vector of the Nios II processor. Right-click on the nios2_processor and then select Edit to reach the window in Figure 7. Select sdram to be the memory device for both reset vector and exception vector, as shown in the figure. Click Finish to return to the System Contents tab and regenerate the system.




Figure 4. Add the SDRAM Controller.




Figure 5. SDRAM Timings




Figure 6. The expanded Nios II system.




Figure 7. Define the reset vector and the exception vector.

The Qsys tool generates an HDL file for the system, which can then be instantiated in a VHDL file. The augmented Verilog module generated by the Qsys tool is in the file nios_system.v in the nios system\synthesis directory of the project. Figure 8 depicts the portion of the code that defines the input and output signals for the module *nios_system*. As in our initial system that we developed in the introductory tutorial, the 8-bit vector that is the input to the parallel port Switches is called switches_export. The 8-bit output vector is called leds_export. The clock and reset signals are called *clk_clk* and *reset_reset_n*, respectively. A new module, called *sdram*, is included. It involves the signals indicated in Figure 2. For example, the address lines are referred to as the **output** vector *sdram_wire_addr[12:0]*. The data lines are referred to as the **inout** vector *sdram_wire_dq[15:0]*. This is a vector of the **inout** type because the data lines are bidirectional.

```
module nios_system (
      input wire
                          clk clk,
                                                        clk.clk
                                                      reset.reset n
      input wire
                          reset reset n,
                                             11
      input wire [7:0] switches_export, //
output wire [7:0] leds_export, //
                                                  switches.export
                                                       leds.export
      output wire [12:0] sdram_wire_addr, // sdram_wire.addr
      output wire [1:0] sdram_wire_ba,
                                                           .ba
      output wire
                          sdram_wire cas n, //
                                                           .cas n
      output wire
                          sdram_wire_cke,
      output wire
                          sdram_wire_cs_n,
                                                           .cs_n
      inout wire [15:0] sdram wire dq,
                                                           .da
      output wire [1:0] sdram_wire_dqm,
                                                           .dqm
      output wire
      output wire
                          sdram_wire_we_n
                                                           .we n
```

Figure 8. A part of the generated Verilog module.

6 Integration of the Nios II System into the Quartus II Project

Now, we have to instantiate the expanded Nios II system in the top-level VHDL entity, as we have done in the tutorial *Introduction to the Altera Qsys System Integration Tool*. The entity is named *lights*, because this is the name of the top-level design entity in our Quartus II project.

A first attempt at creating the new entity is presented in Figure 9. The input and output ports of the entity use the pin names for the 50-MHz clock, *CLOCK_50*, pushbutton switches, *KEY*, toggle switches, *SW*, and red LEDs, *LEDR*, as used in our original design. They also use the pin names *DRAM_CLK*, *DRAM_CKE*, *DRAM_ADDR*, *DRAM_BA*, *DRAM_CS_N*, *DRAM_CAS_N*, *DRAM_WE_N*, *DRAM_DQ*, *DRAM_UDQM*, and *DRAM_LDQM*, which correspond to the SDRAM signals indicated in Figure 2. All of these names are those specified in the DE1-SoC User Manual, which allows us to make the pin assignments by importing them from the file called *DE1_SoC.qsf*, which can be found on Altera's DE1-SoC web page at ftp://ftp.altera.com/up/pub/Altera_Material/13.1/Boards/DE1-SoC/DE1_SoC.qsf

Finally, note that we tried an obvious approach of using the 50-MHz system clock, *CLOCK_50*, as the clock signal, *DRAM_CLK*, for the SDRAM chip. This is specified by the last assignment statement in the code. This approach leads to a potential timing problem caused by the clock skew on the DE1-SoC board, which can be fixed as explained in section 7.

```
-- Inputs:
           SW7–0 are parallel port inputs to the Nios II system.
           CLOCK_50 is the system clock.
           KEY0 is the active-low system reset.
-- Outputs:
          LEDR7–0 are parallel port outputs from the Nios II system.
           SDRAM ports correspond to the signals in Figure 2; their names are those
           used in the DE1-SoC User Manual.
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std logic unsigned.all;
ENTITY lights IS
  PORT (
     SW: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
     KEY: IN STD LOGIC VECTOR(0 DOWNTO 0);
     CLOCK 50: IN STD LOGIC;
    LEDR : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
     DRAM_DQ: INOUT STD_LOGIC_VECTOR (15 DOWNTO 0);
     DRAM_ADDR: OUT STD_LOGIC_VECTOR (12 DOWNTO 0);
     DRAM_BA: OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
     DRAM_CAS_N, DRAM_RAS_N, DRAM_CLK: OUT STD_LOGIC;
     DRAM_CKE, DRAM_CS_N, DRAM_WE_N: OUT STD_LOGIC;
     DRAM_UDQM, DRAM_LDQM: OUT STD_LOGIC);
END lights;
ARCHITECTURE Structure OF lights IS
  COMPONENT nios_system
     PORT (
           clk clk: IN STD LOGIC;
           reset_reset_n : IN STD_LOGIC;
           leds_export : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
           switches export: IN STD LOGIC VECTOR(7 DOWNTO 0);
           sdram_wire_addr : OUT STD_LOGIC_VECTOR(12 DOWNTO 0);
           sdram_wire_ba : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
           sdram_wire_cas_n : OUT STD_LOGIC;
           sdram_wire_cke : OUT STD_LOGIC;
           sdram_wire_cs_n : OUT STD_LOGIC;
           sdram_wire_dq : INOUT STD_LOGIC_VECTOR(15 DOWNTO 0);
```

Figure 9. A first attempt at instantiating the expanded Nios II system. (Part a)

... continued in Part b

```
sdram_wire_dqm : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
          sdram_wire_ras_n : OUT STD_LOGIC;
          sdram_wire_we_n : OUT STD_LOGIC);
  END COMPONENT;
BEGIN
-- Instantiate the Nios II system entity generated by the Qsys tool.
  NiosII: nios_system
     PORT MAP (
          clk\_clk => CLOCK\_50,
          reset reset n \Rightarrow KEY(0),
          leds_export => LEDR,
          switches export => SW,
          sdram_wire_addr => DRAM_ADDR,
          sdram wire ba => DRAM BA,
          sdram wire cas n \Rightarrow DRAM CAS N,
          sdram_wire_cke => DRAM_CKE,
          sdram_wire_cs_n => DRAM_CS_N,
          sdram_wire_dq => DRAM_DQ,
          sdram\_wire\_dqm(1) \Rightarrow DRAM\_UDQM,
          sdram\_wire\_dqm(0) \Rightarrow DRAM\_LDQM,
          sdram_wire_ras_n => DRAM_RAS_N,
          sdram_wire_we_n => DRAM_WE_N );
     DRAM CLK <= CLOCK 50;
END Structure;
```

Figure 9. A first attempt at instantiating the expanded Nios II system. (Part b).

As an experiment, you can enter the code in Figure 9 into a file called *lights.vhd*. Add this file and all the *nios_system.qip* file produced by the Qsys tool to your Quartus II project. Compile the code and download the design into the Cyclone IV FPGA on the DE1-SoC board. Use the application program from the tutorial *Introduction to the Altera Qsys System Integration Tool*, which is shown in Figure 10.

```
.include "nios_macros.s"
        Switches, 0x0002010
.equ
.equ
        LEDs, 0x00002000
        _start
.global
_start:
                r2, Switches
        movia
                r3, LEDs
        movia
loop:
        ldbio
                 r4, 0(r2)
        stbio
                 r4, 0(r3)
        br
                 loop
```

Figure 10. Assembly language code to control the lights.

Use the Altera Monitor Program, which is described in the tutorial *Altera Monitor Program*, to assemble, download, and run this application program. If successful, the lights on the DE1-SoC board will respond to the operation of the toggle switches.

Due to the clock skew problem mentioned above, the Nios II processor may be unable to properly access the SDRAM chip. A possible indication of this may be given by the Altera Monitor Program, which may display the message depicted in Figure 11. To solve the problem, it is necessary to modify the design as indicated in the next section.

```
Using cable "DE-SoC [USB-1]", device 2, instance 0x00
Resetting and pausing target processor: OK
Initializing CPU cache (if present)
OK

Downloading 08000000 ( 0%)
Downloaded 1KB in 0.0s

Verifying 08000000 ( 0%)
Verify failed between address 0x8000000 and 0x800001B
Leaving target processor paused

Possible causes for the SREC verification failure:

1. Not enough memory in your Nios II system to contain the SREC file.

2. The locations in your SREC file do not correspond to a memory device.

3. You may need a properly configured PLL to access the SDRAM or Flash memory.
```

Figure 11. Error message in the Altera Monitor Program that may be due to the SDRAM clock skew problem.

7 Using Clock Signals IP Core

The clock skew depends on physical characteristics of the DE1-SoC board. For proper operation of the SDRAM chip, it is necessary that its clock signal, *DRAM_CLK*, leads the Nios II system clock, *CLOCK_50*, by 3 nanoseconds.

This can be accomplished by using a *phase-locked loop (PLL)* circuit which can be manually created using the *MegaWizard* plug-in. It can also be created automatically using the Clock Signals IP core provided by the Altera University Program. We will use the latter method in this tutorial.

To add the Clock Signals IP core, in the Qsys tool window of Figure 5 select University Program > Clocks Signals for DE-Series Board Peripherals and click Add. A window depicted in Figure 12 appears. Select *DE1-SoC* from the DE Board drop-down list. Click Finish to return to the window in Figure 5. Connect the clock and reset ouput of system clock *clk_0* to the clock and reset inputs of the Clock Signal IP core. All other IP cores (including the SDRAM) should be adjusted to use the *sys_clk* output of the Clock Signal core instead of the system clock. Rename the Clock Signal core to *clocks* and export the *sdram_clk* signal under the name *sdram_clk*. The final system is shown in Figure 13. Click on Generate > Generate HDL... and regenerate the system.




Figure 12. Clock Signals IP Core




Figure 13. The final Nios II system.

Next, we have to fix the top-level VHDL entity, given in Figure 9, to instantiate the Nios II system with the Clock Signals core included. The desired code is shown in Figure 14. The SDRAM clock signal *sdram_clk* generated by the Clock Signals core connects to the pin *DRAM_CLK*. Note that the *sys_clk* signal is not connected since it is for internal use only.

```
-- Inputs:
           SW7–0 are parallel port inputs to the Nios II system.
           CLOCK_50 is the system clock.
           KEY0 is the active-low system reset.
-- Outputs:
          LEDR7-0 are parallel port outputs from the Nios II system.
           SDRAM ports correspond to the signals in Figure 2; their names are those
           used in the DE1-SoC User Manual.
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std logic unsigned.all;
ENTITY lights IS
  PORT (
     SW: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
     KEY: IN STD LOGIC VECTOR(0 DOWNTO 0);
     CLOCK 50: IN STD LOGIC;
    LEDR: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
     DRAM_DQ: INOUT STD_LOGIC_VECTOR (15 DOWNTO 0);
     DRAM_ADDR: OUT STD_LOGIC_VECTOR (12 DOWNTO 0);
     DRAM_BA: OUT STD_LOGIC_VECTOR (1 DOWNTO 0);
     DRAM_CAS_N, DRAM_RAS_N, DRAM_CLK: OUT STD_LOGIC;
     DRAM_CKE, DRAM_CS_N, DRAM_WE_N: OUT STD_LOGIC;
     DRAM_UDQM, DRAM_LDQM: OUT STD_LOGIC);
END lights;
ARCHITECTURE Structure OF lights IS
  COMPONENT nios_system
     PORT (
           clk clk: IN STD LOGIC;
           reset_reset_n : IN STD_LOGIC;
           sdram_clk_clk : OUT STD_LOGIC;
           leds export: OUT STD LOGIC VECTOR(7 DOWNTO 0);
           switches_export : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
           sdram_wire_addr : OUT STD_LOGIC_VECTOR(12 DOWNTO 0);
           sdram_wire_ba : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
           sdram_wire_cas_n : OUT STD_LOGIC;
           sdram_wire_cke : OUT STD_LOGIC;
           sdram_wire_cs_n: OUT STD_LOGIC;
           sdram_wire_dq: INOUT STD_LOGIC_VECTOR(15 DOWNTO 0);
```

Figure 14. Proper instantiation of the expanded Nios II system. (Part a).

... continued in Part b

```
sdram_wire_dqm : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
          sdram_wire_ras_n : OUT STD_LOGIC;
          sdram_wire_we_n : OUT STD_LOGIC);
  END COMPONENT;
BEGIN
-- Instantiate the Nios II system entity generated by the Qsys tool.
  NiosII: nios_system
     PORT MAP (
          clk\_clk => CLOCK\_50,
          reset_reset_n \Rightarrow KEY(0),
          sdram_clk_clk => DRAM_CLK,
          leds export => LEDR,
          switches_export => SW,
          sdram wire addr => DRAM ADDR,
          sdram_wire_ba => DRAM_BA,
          sdram_wire_cas_n => DRAM_CAS_N,
          sdram_wire_cke => DRAM_CKE,
          sdram_wire_cs_n => DRAM_CS_N,
          sdram_wire_dq => DRAM_DQ,
          sdram\_wire\_dqm(1) \Rightarrow DRAM\_UDQM,
          sdram_wire_dqm(0) \Rightarrow DRAM_LDQM,
          sdram_wire_ras_n => DRAM_RAS_N,
          sdram_wire_we_n => DRAM_WE_N );
END Structure:
```

Figure 14. Proper instantiation of the expanded Nios II system. (Part b).

Compile the code and download the design into the Cyclone IV FPGA on the DE1-SoC board. Use the application program in Figure 10 to test the circuit.

Copyright ©1991-2014 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

This document is being provided on an "as-is" basis and as an accommodation and therefore all warranties, representations or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed.