


## FLOW CHART FOR SCHEMATIC:-



## SHORTCUTS:-

pick components - I  
wiring - w  
fit screen - f  
list of components - q  
copy - c  
paste - m  
undo - u  
label - l

# DEPARTMENT OF ELECTRONICS & COMMUNICATIONS Engg., LABORATORY RECORD

Experiment No. 01

Date .....

TITLE: STEPS FOR ANALOG CIRCUIT DESIGN IN CADEENCE

## SCHEMATIC :-

- 1) Create a new folder
- 2) Open terminal inside that folder and execute the following command to open virtuoso
  - \* csh
  - \* source /home/install/cshrc
  - \* virtuoso &
- 3) Create a new library and link the tech
  - tech  $\Rightarrow$  gdsbk180
- 4) create a new cell from cell view option and name the cell.
- 5) New schematic cell appears, place the components using component list or (I)
- 6) Connect the wire using (w) and i/o pins using (p), change the property of component using (a), rotate it using (r), undo using (u)
- 7) Create a symbol using these steps
  - \* create
  - \* symbol
  - \* cell view
  - \* apply

- 2) Check and save before creating a symbol
- 3) Create another cell view for schematic and use the symbol created and build the circuit
- 4) Press (F) for fit screen, move the components if req'd using (m), label the wires using (l), and simulate the design

#### DC ANALYSIS :-

- 1/P for the ckt should be DC voltage
- launch
- ADE - L
- Analysis
- DC
- Save DC point
- Sweep variable
- Component parameter
- Select  $V_{in}$ 
  - # "DC voltage"
  - # OK
- Set sweep range
  - # 0 - 1.2V ← for inverter
- sweep type auto



# DEPARTMENT OF ELECTRONICS & COMMUNICATIONS Engg., LABORATORY RECORD

Experiment No. ....

Date .....

TITLE: .....

## AC ANALYSIS:-

i/p for the ckt should be sine signal and  
a capacitor b/w o/p and gnd.

- launch → freq range = 100 - 10 MHz
- ADE - L → 10 pts/decade
- analysis → Plot
- AC → In Vins prop → AC mag & phase
- number of noise = 0 → select
- DC voltage ( $V_{ind}$  in DC analysis) → press ok
- AC mag = 1V
- Amplitude = 1V
- frequency = 1 kHz

## TRANSIENT ANALYSIS:-

- tran
- set stop time
- in Vins properties  
set Amplitude = 1mV

## LAYOUT Simulation flow:-

Launch layout-xL from original schematic ckt

↓  
Layout Entry

↓  
DRC

↓  
LVS

↓  
Quantum QRC

↓  
Create config file for the test ckt

↓  
open configured test schematic ckt

↓  
Launch ADE-L

↓  
Load the state

↓  
RUN

## SHORTCUTS:-

Show layers =  $\text{b} + \text{shift}$

fil screen =  $\text{q} \text{ b}$

edit hexp =  $\text{p} \text{ q}$

draw hatch =  $\text{p}$

to stretch =  $\text{s}$

via/contact =  $\text{m} \text{ o}$

move =  $\text{m}$

undo =  $\text{u}$

redo =  $\text{k}$

remove ruler =  $\text{shift} + \text{k}$

3

**DEPARTMENT OF ELECTRONICS & COMMUNICATIONS Engg.,  
LABORATORY RECORD**

Experiment No. ....

Date .....

TITLE : .....

**LAYOUT:-**

- 1) open schematic of symbol
- 2) Launch  $\rightarrow$  Layout XL
- 3) create new layout and set it to auto
- 4) once the blank layout opens, search for "generate all from sources" at bottom left corner, select default settings
- 5) press "shift + F" to see all layers
- 6) press "P" for path and connect all to net, "S" for stretching the path, "O" for placing contact blue 2 layers  
 $\rightarrow$  via definition (select appropriate as/req<sup>d</sup>).
- 7) for body terminal to be visible, go to prop of trans<sup>n</sup> and select body type as integrated
- 8) for connecting Vdd & gnd to horizontal rail, rather than single pins,

- select pin
- right click
- pin placements
- attributes
- edge type
- top for Vdd & bottom for gnd
- horizontal rail
- apply.

To CHECK DRC :-

- 1) click AURA (top)
- 2) tech
- 3) browse
- 4) go to home → install → foundry → analog → 180nm  
→ avm - tech - to lib.
- 5) click on AURA again
- 6) create a working dir (name it as DRC)
- 7) give <sup>name</sup> run and run dir
- 8) chg tech to 180nm
- 9) if DRC is violated, chg the design using m and measure distance b/w 2 components using ruler (K) [shift + K to remove ruler]



# DEPARTMENT OF ELECTRONICS & COMMUNICATIONS Engg., LABORATORY RECORD

Experiment No. ....

Date .....

TITLE : .....

## LAYOUT vs SCHEMATIC CHECK.

- 1) run lvs
- 2) choose dies
- 3) chg layout if lvs is ~~not~~ isolated.

## EXTRACTION:-

- 1) AURA
- 2) run quantum QRC.
- 3) extraction → extraction type to RC.
- 4) ref node "gnd!"
- 5) Create a config file for test ckt after extracting
  - create new cell
  - type config
  - view schematic
  - use template
  - click spectra
  - OK
- 6) TREE view
- 7) click on instance (bolder type).
- 8) AV- extracted (right click)
- 9) open
- 10) RUN simulation

N.I.E.

UP  
21/03/23