

TP N°2: Voltimetro digital con salida VGA

Vázquez, Matías - 91523 mfvazquez@gmail.com

12 de diciembre de 2015

En el presente Trabajo Práctico se implementará en FPGA un sistema digital para un voltímetro digital con salida VGA.

1. Especificaciones

Se implementó en lenguaje descriptor de hardware VHDL un voltímetro digital con salida VGA. La tensión máxima que podrá mostrar el voltímetro es 3,3 V.

Se utilizó el kit de desarrollo "Spartan-3 Starter Board" de la empresa digilent. Utilizando una frecuencia de clock de $50\,\mathrm{MHz}$.

2. Diseño

2.1. Diagrama en bloques general

A continuación, en la figura 1 se presenta el diagrama en bloques general del sistema. La tensión a ser mostrada por salida VGA es V_{in} que es conectada a la entrada no inversora del amplificador operacional. El amplificador operacional generará a través del Flip-Flop D un PWM de forma que el ciclo de trabajo generado sea equivalente a V_{in} . Por ejemplo: si $V_{in}=3.3\,\mathrm{V}$ el ciclo de trabajo será del 100 %; si $V_{in}=1.65\,\mathrm{V}$ el ciclo de trabajo será del 50 %;




Figura 1: Diagrama en bloques general



2.2. Diagrama en bloques del procesamiento y control

En la figura 2 se presenta el diagrama en bloques del procesamiento y control del voltímetro. Este bloque es el encargado de obtener en base al PWM recibido la tensión V_{in} y codificar dicho valor en un contador BCD de 3 digitos, y mostrar el resultado por salida VGA.




Figura 2: Diagrama en bloques del procesamiento y control

2.3. Contador BCD

Es un contador BCD de 3 dígitos, cuenta los ciclos de reloj en que la entrada recibida se encuentra en 1. Cuenta con una entrada rst para ser reiniciado.

2.4. Contador binario de N bits

Siendo N=9 bits, este contador cuenta 330 ciclos de reloj, para luego guardar la salida del contador BCD en el registro y finalmente reiniciar el contador BCD. Notar que si la entrada del contador BCD es un PWM del 100 % la salida del contador BCD será 330 (en decimal) en el momento en el que el contador binario de N bits haya contado los 330 ciclos de reloj. Si el PWM es del 50 % el contador BCD solo contará 165 ciclos para cuando se guarde su valor en el registro.

2.5. Multiplexor

El multiplexor es utilizado por el bloque Lógica para seleccionar el caracter que se necesite mostrar por pantalla.

2.6. ROM

En la memoria ROM serán guardadas las estructuras de los caracteres necesarios para mostrar el resultado por pantalla. Estos son los números del '0' al '9', ' ', ', ' y 'V'.

2.7. Lógica

Este bloque recibe la fila y columna del pixel actual del bloque "VGAz en base a este dato deberá seleccionar el carácter que deba ser mostrado. En caso de no estar en un pixel correspondiente a la medición del voltímetro seleccionará el carácter ' ' utilizando el multiplexor.



3. Simulaciones

A continuación se muestran algunas simulaciones realizadas mediante pruebas.

3.1. Contador BCD

En esta simulación se comprobó que el contador BCD cuenta como un número decimal de 3 dígitos, cada dígito esta representado por 4 bits.




Figura 3: Simulación del contador BCD

3.2. Contador binario de N bits

Se verificó que los flags de salida de este bloque se ejecuten en el orden necesario. Como se verifica en la figura 4 primero se habilita el flag out_1 que corresponde al registro, guardando así el valor de la salida del contador BCD en ese momento. Paso siguiente reinicia el contador BCD.




Figura 4: Simulación del contador binario de N bits

3.3. Multiplexor

Las entradas del multiplexor eran: "0000", "0000", "1000", "0100", "0010" y "0001". se fue incrementando en 1 los bits de selección desde 0 hasta 3. Se verificó que la salida del multiplexor correspondía a la siguiente secuencia: "0001", "0100", "0100" y "1000".




Figura 5: Simulación del multiplexor

3.4. Registro

Se verificó que la salida del registro es igual a la entrada cuando el flag en_t valía 1. Cuando valía 0 guardaba el último dato mostrado.



Figura 6: Simulación del registro

3.5. Sampler

Este bloque esta compuesto por el contador BCD, el contador binario de N bits y el registro. Se ingresó un PWM de 80~% y se verificó que la salida era 265, valor que corresponde a $2,65~\rm V$. Se puede comprobar que si un PWM del 100~% corresponde a $2,64~\rm V$






Figura 7: Simulación del sampler

4. Resumen de síntesis

Utilización Lógica	Usados	Utilización
Slices	116	2 %
Flip-Flops	65	0 %
LUTs	213	2 %
GCLK	1	4 %



5. Código fuente VHDL

5.1. BCD.vhd

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity BCD is
          port (
                     clk: in std_logic;
                     rst: in std logic;
                     en: in std logic;
                     cuenta: out std_logic_vector(3 downto 0);
                     flag: out std_logic
           );
end;
architecture BCD_arq of BCD is
          signal flag_aux: std_logic;
begin
          process(clk, rst, en)
                     variable aux: unsigned(3 downto 0);
          begin
                     \mathbf{if} \ \mathbf{rst} \ = \ \mathbf{'1'} \ \mathbf{then}
                               aux := "0000";
                               flag_aux <= '0';
                     {\bf elsif} \ {\bf rising\_edge(clk)} \ {\bf then}
                               if en = '1' then
                                          aux := aux + 1;
                                          if aux = "1001" then
                                          \begin{array}{c} flag\_aux <= \ '1\,';\\ \textbf{elsif} \ aux = \ "1010\," \ \textbf{then} \end{array}
                                                    aux := "0000";
                                                    flag aux <= '0';
                                          end if;
                               end if;
                     end if;
                     cuenta <= std_logic_vector(aux);</pre>
          end process;
           flag \le flag_aux and en;
\mathbf{end};
```



5.2. BCD3.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity BCD3 is
        port (
                 clk: in std_logic;
                 rst: in std logic;
                 en: in std logic;
                 cuenta: out std_logic_vector(11 downto 0)
         );
end;
architecture Beh of BCD3 is
         signal clk_aux: std_logic;
         signal rst aux: std logic;
         signal en aux: std logic vector(3 downto 0);
         signal bcd_aux: std_logic_vector(11 downto 0);
        component BCD is
                 port (
                          clk: in std_logic;
                          rst: in std logic;
                          en: in std logic;
                          cuenta: out std_logic_vector(3 downto 0);
                          flag: out std_logic
                 );
        end component;
begin
        en aux(0) \ll en;
        clk aux <= clk;
        rst aux <= rst;
         cuenta <= bcd aux;
        bcds_3:
         for i in 0 to 2 generate
        inst BCD: BCD
                 port map(
                          clk => clk aux,
                          rst \Rightarrow rst aux,
                          en \Rightarrow en_{aux}(i),
                          cuenta \implies bcd_aux(i*4+3 downto i*4),
                          flag \Rightarrow en aux(i+1)
                 );
    end generate;
end;
```



5.3. BCD3 test.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric_std.all;
entity test_BCD3 is
end;
architecture Beh of test BCD3 is
          \label{eq:signal_clk_t: std_logic} \mathbf{signal} \ \ \mathbf{clk\_t:} \ \ \mathbf{std\_logic} \ := \ \ '0';
          signal rst_t: std_logic := '1';
          signal en t: std logic := '1';
          signal bcd t: std logic vector(11 downto 0);
         component BCD3 is
                   port (
                             clk: in std_logic;
                             rst: in std_logic;
                             en: in std logic;
                             cuenta: out std_logic_vector(11 downto 0)
                    );
         end component;
begin
          inst\_BCD3: BCD3
          port map(
                   clk \implies clk t,
                    rst \implies rst\_t \; ,
                   en => en t,
                   cuenta \implies bcd t
          );
          clk t \le not clk t after 10 ns;
          rst_t <= 0, after 50 ns;
end;
```



5.4. Char ROM.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity Char_ROM is
        generic (
                N: integer := 6;
                M: integer := 3;
                W: integer := 8
        );
        port (
                 char_address: in std_logic_vector(5 downto 0);
                 font_row, font_col: in std_logic_vector(M-1 downto 0);
                 rom_out: out std_logic
        );
end;
architecture p of Char ROM is
        subtype tipoLinea is std logic vector(0 to W-1);
        type char is array(0 to W-1) of tipoLinea;
        constant Cero: char:= (
                                                                    "00011100",
                                                                    "00110110",
                                                                    "01100011"
                                                                    "01101011"
                                                                    "01100011"
                                                                    "00110110"
                                                                    "00011100",
                                                                    "00000000"
                                                   );
        constant Uno: char:= (
                                                                    "00001100",
                                                                    "00111100",
                                                                    "00001100",
                                                                    "00001100",
                                                                    "00001100",
                                                                    "00001100",
                                                                    "00111111",
                                                                    "00000000"
                                                   );
        constant Dos: char:= (
                                                                    "00111110",
                                                                    "01100011"
                                                                    "00000110",
                                                                    "00001100",
                                                                    "00011000",
                                                                    "00110000",
                                                                    "01111111"
                                                                    "00000000"
                                                   );
        constant Tres: char:= (
                                                                    "01111111",
                                                                    "00000110",
                                                                    "00001100",
                                                                    "00000110",
```



```
"00000011",
                                                             "01100110",
                                                             "00111100",
                                                             "00000000"
                                           );
constant Cuatro: char:= (
                                                             "00000110",
                                                             "00001110",
                                                             "00010110",
                                                             "00100110",
                                                             "01111111",
                                                            "00000110",
                                                            "00000110",
                                                             "00000000"
                                           );
constant Cinco: char:= (
                                                             "01111111"
                                                             "01100000",
                                                             "01111110",
                                                            "00000011",
                                                             "0000011",
                                                             "01100110",
                                                             "00111100",
                                                             "00000000"
                                           );
constant Seis: char:= (
                                                             "00000110",
                                                            "00001100",
                                                            "00110000",
                                                             "01100000",
                                                             "01111110",
                                                             "01000011",
                                                             "00111100",
                                                             "00000000"
                                           );
constant Siete: char:= (
                                                             "01111111",
                                                             "00000110",
                                                             "00001100",
                                                             "00011000",
                                                             "00110000",
                                                             "01100000",
                                                            "01100000",
                                                             "00000000"
                                           );
constant Ocho: char:= (
                                                             "00111110",
                                                             "01100011"
                                                             "01100011"
                                                             "01111111",
                                                             "01100011",
                                                             "01100011",
                                                             "00111110",
                                                             "00000000"
                                           );
constant Nueve: char:= (
                                                             "00111110",
                                                            "01100011" , \,
                                                             "00111110",
                                                             "00000110",
```



```
"00000110",
                                                                                                 "00011000"
                                                                                                 "01100000"
                                                                                                "00000000"
                                                                     );
constant Punto: char:= (
                                                                                                "00000000".
                                                                                                 "00000000"
                                                                                                "00000000"
                                                                                                "00000000"
                                                                                                "00000000",
                                                                                                "00011000",
                                                                                                "00011000".
                                                                                                "00000000"
                                                                     );
constant V: char:= (
                                                                                                "10000001"
                                                                                                "10000001"
                                                                                                "01000010"
                                                                                                "01000010",
                                                                                                "00100100",
                                                                                                "00100100",
                                                                                                "00011000"
                                                                                                "00000000"
                                                                     );
constant Espacio: char:= (
                                                                                                "00000000",
                                                                                                "00000000",
                                                                                                "00000000",
                                                                                                "00000000".
                                                                                                 "00000000"
                                                                                                 "00000000"
                                                                                                 "00000000"
                                                                                                 "00000000"
                                                                     );
type memo is array(0 to 255) of tipoLinea;
signal RAM: memo:= (
             0 \implies \text{Cero}(0), 1 \implies \text{Cero}(1), 2 \implies \text{Cero}(2), 3 \implies \text{Cero}(3),
             4 \Rightarrow \text{Cero}(4), 5 \Rightarrow \text{Cero}(5), 6 \Rightarrow \text{Cero}(6), 7 \Rightarrow \text{Cero}(7),
             8 \implies \operatorname{Uno}(0), 9 \implies \operatorname{Uno}(1), 10 \implies \operatorname{Uno}(2), 11 \implies \operatorname{Uno}(3),
              12 \implies \text{Uno}(4), \ 13 \implies \text{Uno}(5), \ 14 \implies \text{Uno}(6), \ 15 \implies \text{Uno}(7),
              16 \implies Dos(0), 17 \implies Dos(1), 18 \implies Dos(2), 19 \implies Dos(3),
              20 \implies Dos(4), 21 \implies Dos(5), 22 \implies Dos(6), 23 \implies Dos(7),
              24 \; > \; \mathrm{Tres} \, (0) \, , \;\; 25 \; \Rightarrow \; \mathrm{Tres} \, (1) \, , \;\; 26 \; \Rightarrow \; \mathrm{Tres} \, (2) \, , \;\; 27 \; \Rightarrow \; \mathrm{Tres} \, (3) \, ,
              28 \implies \text{Tres}(4), 29 \implies \text{Tres}(5), 30 \implies \text{Tres}(6), 31 \implies \text{Tres}(7),
             32 \Rightarrow \text{Cuatro}(0), 33 \Rightarrow \text{Cuatro}(1), 34 \Rightarrow \text{Cuatro}(2), 35 \Rightarrow \text{Cuatro}(3),
              36 \Rightarrow \operatorname{Cuatro}(4), 37 \Rightarrow \operatorname{Cuatro}(5), 38 \Rightarrow \operatorname{Cuatro}(6), 39 \Rightarrow \operatorname{Cuatro}(7),
              40 \implies \operatorname{Cinco}(0), \ 41 \implies \operatorname{Cinco}(1), \ 42 \implies \operatorname{Cinco}(2), \ 43 \implies \operatorname{Cinco}(3),
              44 \implies \text{Cinco}(4), 45 \implies \text{Cinco}(5), 46 \implies \text{Cinco}(6), 47 \implies \text{Cinco}(7),
              48 \implies Seis(0), 49 \implies Seis(1), 50 \implies Seis(2), 51 \implies Seis(3),
              52 \implies Seis(4), 53 \implies Seis(5), 54 \implies Seis(6), 55 \implies Seis(7),
             56 \Rightarrow \text{Siete}(0), 57 \Rightarrow \text{Siete}(1), 58 \Rightarrow \text{Siete}(2), 59 \Rightarrow \text{Siete}(3),
```



```
60 \implies \text{Siete}(4), 61 \implies \text{Siete}(5), 62 \implies \text{Siete}(6), 63 \implies \text{Siete}(7),
                          64 \implies Ocho(0), 65 \implies Ocho(1), 66 \implies Ocho(2), 67 \implies Ocho(3),
                          68 \implies Ocho(4), 69 \implies Ocho(5), 70 \implies Ocho(6), 71 \implies Ocho(7),
                          72 \Rightarrow \text{Nueve}(0), 73 \Rightarrow \text{Nueve}(1), 74 \Rightarrow \text{Nueve}(2), 75 \Rightarrow \text{Nueve}(3),
                          76 \Rightarrow \text{Nueve}(4), 77 \Rightarrow \text{Nueve}(5), 78 \Rightarrow \text{Nueve}(6), 79 \Rightarrow \text{Nueve}(7),
                          80 \implies \text{Punto}(0), 81 \implies \text{Punto}(1), 82 \implies \text{Punto}(2), 83 \implies \text{Punto}(3),
                          84 \implies \text{Punto}(4), 85 \implies \text{Punto}(5), 86 \implies \text{Punto}(6), 87 \implies \text{Punto}(7),
                          88 \implies V(0), 89 \implies V(1), 90 \implies V(2), 91 \implies V(3), 92 \implies V(4),
                          93 \implies V(5), 94 \implies V(6), 95 \implies V(7),
                          96 \implies \text{Espacio}(0), 97 \implies \text{Espacio}(1), 98 \implies \text{Espacio}(2),
                          99 \implies \text{Espacio}(3), 100 \implies \text{Espacio}(4), 101 \implies \text{Espacio}(5),
                          102 \Rightarrow \operatorname{Espacio}(6), 103 \Rightarrow \operatorname{Espacio}(7),
                          104 \text{ to } 255 \implies "000000000"
             );
             signal char addr aux: std logic vector(8 downto 0);
begin
             char_addr_aux <= char_address & font_row;</pre>
             rom_out <= RAM(conv_integer(char_addr_aux))(conv_integer(font_col));
end;
```



5.5. CounterNb.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity CounterNb is
          port (
                    clk: in std_logic;
                    out1: out std_logic;
                    out2: out std logic := '0'
          );
end;
architecture Beh of CounterNb is
begin
          process (clk)
                    \mathbf{variable} \ \mathrm{rst}: \ \mathrm{std} \_ \mathrm{logic} := \ '1';
                    variable out_rst: unsigned(1 downto 0) := "10";
                    variable cuenta: unsigned(8 downto 0) := (others => '0');
          begin
                    if rising edge(clk) then
                               \mathbf{if} \ \mathrm{out\_rst} \ = \ "01" \ \mathbf{then}
                                         out1 <= \ \ '0\ ';
                                         \operatorname{out} \operatorname{rst} := "10";
                               elsif out rst = "10" then
                                         out <= '1';
                                         out_rst := "11";
                               elsif out rst = "11" then
                                         out2 <= '0';
                                         out_rst := "00";
                               else
                                         cuenta := cuenta + 1;
                                         if rst = '1', then
                                                   cuenta := (others \Rightarrow '0');
                                                   \operatorname{rst} \ := \ \ '0 \ ';
                                                   out_rst := "01";
                                                   out1 <= '1';
                                         elsif cuenta = "101001001" then
                                                   \operatorname{rst} \ := \ '1';
                                         end if;
                               end if;
                    end if:
          end process;
\mathbf{end}\,;
```



5.6. CounterNb test.vhd

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity test_CounterNb is
end;
architecture beh of test CounterNb is
         signal clk_t: std_logic := '0';
         signal out1_t: std_logic;
         signal out2_t: std_logic;
         {\bf component} \ \ {\bf CounterNb} \ \ {\bf is}
                  port (
                           clk: in std logic;
                           out1: out std_logic := '0';
                           out2: out std logic := '0'
                  );
         end component;
begin
         inst\_CounterNb: CounterNb
                  port map(
                           clk \implies clk_t,
                           out1 \implies out1_t,
                           out2 \implies out2\_t
                  );
         clk\_t \le not clk\_t after 10 ns;
end;
```



5.7. FFD.vhd

```
library IEEE;
use IEEE.std_logic_1164.all;
entity FFD is
         port (
                 clk: in std_logic;
rst: in std_logic;
                 ena: in std_logic;
                 D: in std logic;
                 Q: out std logic
         );
end FFD;
architecture beh of ffd is
begin
         process(clk, rst)
         begin
                 if rst = '1' then
                          Q <= '0';
                  elsif rising_edge(clk) then
                          if ena = 1, then
                                   Q <= D;
                          end if;
                 end if;
        end process;
end beh;
```



5.8. Logic.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity Logic is
        port (
                 pixel_row , pixel_col: in std_logic_vector(9 downto 0);
                 font_row, font_col: out std_logic_vector(2 downto 0);
                 sel: out std logic vector (2 downto 0)
        );
end;
architecture Beh of Logic is
begin
        process(pixel_row, pixel_col)
                 variable col, col_aux, fila, fila_aux, char_col, char_fila: unsigned(9 d
                 variable pixel_col_aux, pixel_fila_aux: unsigned(2 downto 0);
        begin
                 col := unsigned(pixel col);
                 fila := unsigned(pixel row);
                 col \ aux := col \ mod \ 8;
                 fila aux := fila mod 8;
                 char\_col := col/8;
                 char fila := fila /8;
                 pixel col aux := col aux (2 \text{ downto } 0);
                 pixel\_fila\_aux := fila\_aux(2 \ \textbf{downto} \ 0);
                 font_row <= std_logic_vector(pixel_fila_aux);</pre>
                 font_col <= std_logic_vector(pixel_col_aux);</pre>
                 if char fila = 30 then
                         if char col = 38 then
                                  sel <= "000";
                                                 -- (0) digito mas significativo
                         elsif char col = 39 then
                                  sel <= "011";
                                                  -- (3) punto
                         elsif char col = 40 then
                                  sel <= "001";
                                                    - (1) primer decimal
                         elsif char_col = 41 then
                                  sel <= "010";
                                                  -- (2) segundo decimal
                         elsif char_col = 42 then
                                  sel <= "100";
                                                -- (4) V
                         else
                                  sel <= "101"; -- (5) espacio
                         end if;
                 else
                         sel <= "101";
                                           -- (5) espacio
                 end if;
        end process;
end;
```



5.9. Mux.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity Mux is
        port (
                 input: in std_logic_vector(23 downto 0);
                 sel: in std_logic_vector(2 downto 0);
                 output: out std logic vector (5 downto 0)
        );
end;
architecture Beh of Mux is
        signal
                 sel_aux: std_logic_vector(2 downto 0);
                 input_aux: std_logic_vector(23 downto 0);
        signal
        signal
                 output_aux: std_logic_vector(5 downto 0);
        component Mux gen is
                 generic (
                          inputs: natural := 16;
                          data_bus: natural := 4;
                          sel length: natural := 2
                 );
                 port (
                          input: in std_logic_vector(inputs-1 downto 0);
                          sel: in std_logic_vector(sel_length-1 downto 0);
                          output: out std_logic_vector(data_bus-1 downto 0)
                 );
        end component;
begin
        inst_Mux_gen: Mux_gen
                 generic map(
                          inputs \Rightarrow 24,
                          data_bus \implies 4,
                          sel_length \implies 3
                 port map(
                          input => input aux,
                          sel \implies sel \ aux,
                          output => output aux(3 downto 0)
                 );
        output_aux(5 downto 4) <= "00";
        output <= output aux;
        input aux <= input;
        sel aux \le sel;
end;
```



5.10. Mux gen.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric_std.all;
entity Mux_gen is
        generic (
                inputs: natural := 16;
                data bus: natural := 4;
                 sel length: natural := 2
        );
        port (
                 input: in std_logic_vector(inputs-1 downto 0);
                sel: in std_logic_vector(sel_length-1 downto 0);
                 output: out std_logic_vector(data_bus-1 downto 0)
        );
end;
architecture Beh of Mux gen is
begin
        process(sel, input)
        variable sel_aux: unsigned(sel_length-1 downto 0);
        variable fin , inicio: natural;
        begin
                sel aux := unsigned(sel);
                 inicio := to_integer(sel_aux);
                 inicio := inicio * data_bus;
                 fin := inicio + data_bus - 1;
                output <= input(fin downto inicio);</pre>
        end process;
end;
```



5.11. Mux test.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric_std.all;
entity test_Mux is
end;
architecture Beh of test Mux is
        signal sel_t: std_logic_vector(2 downto 0) := "000";
                input_t: std_logic_vector(23 downto 0) := "00000001000010000100001";
                output t: std logic vector(5 downto 0);
        signal
        component Mux is
                port (
                         input: in std logic vector (23 downto 0);
                         sel: in std logic vector(2 downto 0);
                         output: out std logic vector (5 downto 0)
                 );
        end component;
begin
        inst Mux: Mux
                port map(
                         input => input_t,
                         sel \implies sel_t,
                         output => output_t
                 );
        sel_t(0) \le not sel_t(0) after 10 ns;
        sel t(1) \le not sel t(1) after 20 ns;
end;
```



5.12. Process and controll.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric_std.all;
entity Process_and_controll is
        port (
                en: in std_logic;
                clk: in std logic;
                hs: out std logic;
                vs: out std logic;
                red o: out std logic vector(2 downto 0);
                grn_o: out std_logic_vector(2 downto 0);
                blu o: out std logic vector (1 downto 0)
        );
end;
architecture Beh of Process and controll is
        signal en aux: std logic;
        signal clk aux: std logic;
        signal output_aux: std_logic_vector(11 downto 0);
        signal input_aux: std_logic_vector(23 downto 0);
        signal hs_aux: std_logic;
        signal vs aux: std logic;
        signal red o aux: std logic vector(2 downto 0);
        signal grn_o_aux: std_logic_vector(2 downto 0);
        signal blu_o_aux: std_logic_vector(1 downto 0);
        component Sampler is
                port (
                         en: in std logic;
                         clk: in std logic;
                         output: out std logic vector(11 downto 0)
                );
        end component;
        component VGA volt is
                port (
                         mclk: in std_logic;
                         input: in std logic vector(23 downto 0);
                         hs: out std logic;
                         vs: out std logic;
                         red o: out std logic vector(2 downto 0);
                         grn_o: out std_logic_vector(2 downto 0);
                         blu_o: out std_logic_vector(1 downto 0)
                 );
        end component;
begin
        en aux \le en;
        clk aux <= clk;
        hs \le hs aux;
        vs \le vs aux;
        red o \le red o aux;
        grn o \le grn o aux;
        blu_o <= blu_o_aux;
```



```
input aux(11 downto 8) <= output aux(3 downto 0);
input_aux(7 \ downto \ 4) \le output_aux(7 \ downto \ 4);
input aux(3 \text{ downto } 0) \le aux(11 \text{ downto } 8);
input_aux(15 \text{ downto } 12) <= "1010"; -- direction en memoria del caracter: '.'
input\_aux(19 downto 16) <= "1011"; -- direction en memoria del caracter: 'V'
input_aux(23 downto 20) <= "1100"; -- direccion en memoria del caracter: ' '
inst_Sampler: Sampler
         port map(
                  en => en aux,
                  clk => clk aux,
                  output => output aux
         );
inst VGA volt: VGA volt
         port map(
                  mclk => clk_aux,
                  input => input_aux,
                  hs \implies hs \quad aux,
                  vs => vs_aux,
                  red_o => red_o_aux,
                  grn_o \Rightarrow grn_o_aux,
                  blu o \Rightarrow blu o aux
         );
```

 \mathbf{end} ;



5.13. Reg.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric_std.all;
\mathbf{entity} \ \operatorname{Reg} \ \mathbf{is}
           port (
                       clk: in std_logic;
                       en: in std logic;
                       input: in std logic vector(11 downto 0);
                       output: out std_logic_vector(11 downto 0)
           );
end;
architecture Beh of Reg is
begin
           process (clk, en)
           begin
                       if \ \mathrm{rising\_edge}(\,\mathrm{cl}\,k\,) \ \text{ and } \ \mathrm{en} \ = \ `1' \ then
                                  output <= input;</pre>
                      end if;
           \quad \mathbf{end} \ \mathbf{process} \, ;
end;
```



5.14. Reg test.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric_std.all;
entity test_Reg is
end;
architecture Beh of test Reg is
         signal clk t: std logic := '0';
         signal rst_t: std_logic := '1';
         signal en_t: std_logic := '1';
signal en_bcd_t: std_logic := '1';
         signal input_t: std_logic_vector(11 downto 0);
         signal output_t: std_logic_vector(11 downto 0);
        component Reg is
                 port (
                           clk: in std logic;
                           en: in std logic;
                           input: in std_logic_vector(11 downto 0);
                           output: out std_logic_vector(11 downto 0)
                  );
        end component;
        component BCD3 is
                 port (
                           clk: in std_logic;
                           rst: in std logic;
                           en: in std logic;
                           cuenta: out std_logic_vector(11 downto 0)
                  );
        end component;
begin
         inst_Reg: Reg
         port map(
                           clk \implies clk t,
                           en => en_t,
                           input => input t,
                           output => output t
         );
        inst BCD3: BCD3
         port map(
                  clk \Rightarrow clk t,
                  rst \implies rst t,
                 en \; => \; en\_bcd\_t \; ,
                  cuenta \implies input t
         );
         clk t <= not clk t after 10 ns;
         rst_t = '0' after 50 ns;
         en_t \le not en_t after 100 ns;
```



 \mathbf{end} ;



5.15. Sampler.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity Sampler is
        port (
                 en: in std_logic;
                 clk: in std_logic;
                 out aux: out std logic vector(11 downto 0);
                 output: out std logic vector(11 downto 0)
        );
end;
architecture Beh of Sampler is
        signal out1_aux: std_logic;
        signal out2_aux: std_logic;
        signal clk_aux: std_logic;
        signal en aux: std logic;
        signal input aux: std logic vector(11 downto 0);
        signal output aux: std logic vector(11 downto 0);
        component BCD3 is
                 port (
                          clk: in std_logic;
                          rst: in std logic;
                          en: in std logic;
                          cuenta: out std_logic_vector(11 downto 0)
                 );
        end component;
        component Reg is
                 port (
                          clk: in std logic;
                          en: in std logic;
                          input: in std_logic_vector(11 downto 0);
                          output: out std_logic_vector(11 downto 0)
                 );
        end component;
        component CounterNb is
        port (
                 clk: in std logic;
                 out1: out std logic;
                 out2: out std logic
        );
        end component;
begin
        clk \quad aux <= clk;
        en aux \le en;
        output <= output_aux;
        out aux <= input aux;
        inst CounterNb: CounterNb
                 port map(
                          clk \Rightarrow clk aux,
                          out1 \implies out1 \quad aux,
                          out2 \implies out2_aux
```



```
);
           inst\_BCD3 \colon BCD3
            port map(
                       clk \implies clk_aux,
                       rst \implies out2\_aux\,,
                       en \implies en\_aux\,,
                       cuenta \implies input\_aux
            );
           inst\_Reg \colon Reg
           port map(
                                   clk \implies clk \ aux,
                                   en \; => \; out1\_aux \,,
                                   input => input_aux,
                                   output \implies output_aux
           );
\mathbf{end}\,;
```



5.16. Sampler test.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric_std.all;
entity test_Sampler is
end;
architecture beh of test Sampler is
         signal clk_t: std_logic := '0';
         signal en_t: std_logic;
         signal out_t: std_logic_vector(11 downto 0);
         signal out aux t: std logic vector(11 downto 0);
         component Sampler is
                  port (
                           en: in std logic;
                           clk: in std logic;
                           out_aux: out std_logic_vector(11 downto 0);
                           output: out std logic vector(11 downto 0)
                  );
         end component;
         component GenEna
                  generic (
                          N: natural := 2;
                          M: natural := 1
                  );
                  \mathbf{port} (
                           clk: in std_logic;
                           en: out std logic
                  );
         end component;
begin
         inst\_Sampler: Sampler
                  port map(
                           en \implies en_t,
                           clk \implies clk t,
                           out aux => out aux t,
                           output => out t
                  );
         inst\_genEna: GenEna
                  generic map(
                          N \Rightarrow 2,
                          M \Rightarrow 1
                  )
                  port map(
                           clk \Rightarrow clk t,
                           en => en_t
                  );
         clk t <= not clk t after 10 ns;
end;
```



5.17. VGActrl.vhd

```
-- Modulo: Controlador VGA
-- Description:
-- Autor: Sistemas Digitales (66.17)
          Universidad de Buenos Aires - Facultad de Ingenieria
          www.\ campus.\ fi.\ uba.\ ar
 - Fecha: 16/04/13
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity vga_ctrl is
    port (
                mclk: in std_logic;
                red i: in std logic;
                grn i: in std logic;
                blu i: in std logic;
                hs: out std logic;
                vs: out std logic;
                red_o: out std_logic_vector(2 downto 0);
                grn_o: out std_logic_vector(2 downto 0);
                blu_o: out std_logic_vector(1 downto 0);
                pixel row: out std logic vector(9 downto 0);
                pixel_col: out std_logic_vector(9 downto 0)
        );
end vga ctrl;
architecture vga ctrl arq of vga ctrl is
        -- Numero de pixeles en una linea horizontal (800)
        constant hpixels: unsigned(9 downto 0) := "1100100000";
        -- Numero de lineas horizontales en el display (521)
        constant vlines: unsigned(9 downto 0) := "1000001001";
        constant hbp: unsigned(9 downto 0) := "00100100000";
        -- Back porch horizontal (144)
        constant hfp: unsigned (9 \text{ downto } 0) := "1100010000";
        - Front porch horizontal (784)
        \mathbf{constant} vbp: unsigned (9 \mathbf{downto} 0) := "0000011111";
        - Back porch vertical (31)
        constant vfp: unsigned(9 downto 0) := "01111111111";
        -- Front porch vertical (511)
        -- Contadores (horizontal y vertical)
        signal hc, vc: unsigned (9 downto 0);
        --- Flag para obtener una habilitacion cada dos ciclos de clock
        signal clkdiv_flag: std_logic;
        -- Senal para habilitar la visualización de datos
        signal vidon: std_logic;
        -- Senal para habilitar el contador vertical
        signal vsenable: std logic;
```



```
- Division de la frecuencia del reloj
process (mclk)
begin
    if rising_edge(mclk) then
         clkdiv flag <= not clkdiv flag;
    end if;
end process;
-- Contador horizontal
\mathbf{process}(\mathbf{mclk})
begin
    if rising edge(mclk) then
         if clkdiv flag = '1' then
             if hc = hpixels then
                 hc \ll (others \implies '0');
                 vsenable <= '1';
                 — Habilitacion del cont vert
             else
                 hc \le hc + 1;
                 -- Incremento del cont horiz
                 vsenable <= '0';
                 -- El cont vert se mantiene deshabilitado
             end if;
        end if;
    end if;
end process;
- Contador vertical
process (mclk)
begin
    if rising_edge(mclk) then
         if clkdiv_flag = '1' then
             if vsenable = '1' then
                 if vc = vlines then
                      vc \ll (others \implies '0');
                      vc \ll vc + 1;
                 end if;
             end if;
        end if;
    end if;
end process;
hs <= '1' when (hc < "0001100001") else '0';
vs \le '1' when (vc < "0000000011") else '0';
pixel col <= std logic vector(hc - 144) when (vidon = '1')
             else std_logic_vector(hc);
pixel\_row \le std\_logic\_vector(vc - 31) when (vidon = '1')
             else std_logic_vector(vc);
vidon \le '1' when (((hc < hfp) and (hc > hbp)) and ((vc < vfp) and (vc > vbp)))
             else '0';
    red_o \leftarrow (others \Rightarrow '1') when (red_i = '1' and vidon = '1')
             else (others \Rightarrow '0');
    grn o \ll (others \implies '1') when (grn i = '1' and vidon = '1')
             else (others \Rightarrow '0');
    blu o \ll (others \gg '1') when (blu i = '1' and vidon = '1')
```



else (others \Rightarrow '0');

 $\mathbf{end} \ vga_ctrl_arq\,;$



5.18. VGA volt.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric_std.all;
entity VGA volt is
        port (
                 mclk: in std_logic;
                 input: in std logic vector (23 downto 0);
                 hs: out std logic;
                 vs: out std logic;
                 red o: out std logic vector(2 downto 0);
                 grn o: out std_logic_vector(2 downto 0);
                 blu o: out std logic vector (1 downto 0)
         );
end;
architecture Beh of VGA volt is
                 signal mclk aux: std logic;
                 signal hs aux: std logic;
                 signal vs aux: std logic;
                 \mathbf{signal} \ \ \mathrm{red\_o\_aux:} \ \ \mathrm{std\_logic\_vector} \left( 2 \ \ \mathbf{downto} \ \ 0 \right);
                 signal grn_o_aux: std_logic_vector(2 downto 0);
                 signal blu o aux: std logic vector(1 downto 0);
                 signal pixel row aux: std logic vector (9 downto 0);
                 signal pixel_col_aux: std_logic_vector(9 downto 0);
                 signal char_address_aux: std_logic_vector(5 downto 0);
                 signal font_row_aux, font_col_aux: std_logic_vector(2 downto 0);
                 signal rom out aux: std logic;
                 signal input aux: std logic vector (23 downto 0);
                 signal sel aux: std logic vector(2 downto 0);
        component vga_ctrl is
                 port (
                          mclk: in std_logic;
                          red_i: in std_logic;
                          grn i: in std logic;
                          blu i: in std logic;
                          hs: out std logic;
                          vs: out std logic;
                          red_o: out std_logic_vector(2 downto 0);
                          grn_o: out std_logic_vector(2 downto 0);
                          blu_o: out std_logic_vector(1 downto 0);
                          pixel row: out std logic vector (9 downto 0);
                          pixel col: out std logic vector (9 downto 0)
                 );
        end component;
        component Mux is
                 port (
                          input: in std logic vector (23 downto 0);
                          sel: in std logic vector(2 downto 0);
                          output: out std logic vector (5 downto 0)
                 );
        end component;
```



```
component Logic is
                  port (
                            pixel_row , pixel_col: in std_logic_vector(9 downto 0);
                            font row, font col: out std logic vector (2 downto 0);
                            sel: out std logic vector (2 downto 0)
                  );
         end component;
         component Char ROM is
         generic (
                  N: integer := 6;
                  M: integer := 3;
                  W{:}\ integer{:=}\ 8
         );
         port (
                  char_address: in std_logic_vector(5 downto 0);
                  font_row, font_col: in std_logic_vector(M-1 downto 0);
                  rom out: out std logic
         );
         end component;
begin
         input_aux <= input;
         hs <= hs_aux;
         vs \le vs aux;
         red o \le red o aux;
         grn_o <= grn_o_aux;
         blu_o <= blu_o_aux;
         mclk aux <= mclk;
         inst vga ctrl: vga ctrl
                  port map (
                            mclk \implies mclk \quad aux,
                            red_i => rom_out aux,
                            grn i => rom out aux,
                            blu_i \Rightarrow '1',
                            hs \implies hs \quad aux,
                            vs => vs_aux,
                            {\rm red\_o} \, \Longrightarrow \, {\rm red\_o\_aux} \,,
                            grn o \Rightarrow grn o aux,
                            blu o \Rightarrow blu o aux,
                            pixel row => pixel row aux,
                            pixel col => pixel col aux
                  );
         inst Mux: Mux
                  port map(
                            input => input aux,
                            sel \Rightarrow sel aux,
                            output \Rightarrow char\_address\_aux
                  );
         inst Logic: Logic
                  port map(
                            pixel row => pixel row aux,
                            pixel col => pixel col aux,
                            font row => font row aux,
```





5.19. Volt.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity VOLT is
        port (
                clk50: in std_logic;
                data_volt_in_p, data_volt_in_n: in std_logic;
                data volt out: out std logic;
                hs: out std logic;
                vs: out std logic;
                red_o: out std_logic_vector(2 downto 0);
                grn o: out std_logic_vector(2 downto 0);
                blu o: out std logic vector (1 downto 0)
        );
        attribute loc: string;
        attribute slew: string;
        attribute drive: string;
        attribute iostandard: string;
        attribute loc of clk50: signal is "B8";
        attribute iostandard of data_volt_in_p: signal is "LVDS_25";
        attribute loc of data_volt_in_p: signal is "N18";
        attribute iostandard of data volt in n: signal is "LVDS 25";
        attribute loc of data volt in n: signal is "M18";
        attribute loc of data_volt_out: signal is "P18";
        attribute slew of data volt out: signal is "FAST";
        attribute drive of data_volt_out: signal is "8";
        attribute iostandard of data volt out: signal is "LVCMOS25";
        attribute loc of hs: signal is "T4";
        attribute loc of vs: signal is "U3";
        attribute loc of red o: signal is "R8_T8_R9";
        attribute loc of grn_o: signal is "P6_P8_N8";
        attribute loc of blu o: signal is "U4_U5";
end VOLT;
architecture beh of VOLT is
        component IBUFDS
                port (
                         I : in std_logic;
                        IB : in std_logic;
                        O: out std logic
                );
        end component;
        component FFD is
                port (
                         clk: in std_logic;
                         rst: in std_logic;
                         ena: in std logic;
                        D: in std logic;
                        Q: out std_logic
```



```
end component;
         {\bf component} \ \ {\tt Process\_and\_controll} \ \ {\bf is}
                  port (
                            en: in std logic;
                            clk: in std_logic;
                            hs: out std_logic;
                            vs: out std_logic;
                            red_o: out std_logic_vector(2 downto 0);
                            grn_o: out std_logic_vector(2 downto 0);
                            blu o: out std logic vector(1 downto 0)
                   );
         end component;
         signal Diff Input: std logic;
         signal process_in: std_logic;
begin
         ibuf0: IBUFDS port map(
                  I \implies data\_volt\_in\_p,
                  IB \implies data \ volt \ in \ n,
                  O => Diff Input
         );
         inst_flop: FFD
                  port map(
                            clk \implies clk50,
                            rst = > 0',
                            ena \Rightarrow '1',
                            D = > Diff\_Input \; ,
                            Q = > process\_in
                   );
         inst proces: Process and controll
                  port map(
                            process_in,
                            clk50,
                            hs,
                            vs,
                            red_o,
                            grn_o,
                            blu o
                   );
         data_volt_out <= process_in;
end;
```