

Interconnect (bevel) (PEX)

C, R, L

Know where to do extraction, and what (R, L)

$$C \sim fF/\mu m$$

$$R \Omega/\text{square} (\text{sheet resistivity}) \quad R = \frac{\Omega \cdot \text{cm}}{wt} = \frac{\rho L}{w t} \xrightarrow{\text{sheet resistivity}} \Omega/\text{square}$$

↓

lower (thinner) $\sim 0.03 \Omega/\square$ higher ↓

$$L \sim 10 \text{nH/mm}$$

Cu, Au contaminates $\text{Si} \rightarrow$ deposit diffusion barrier

ILD lower ϵ than SiO_2

Scaling by $\frac{1}{s}$ on $w, t, \text{spacing}, s_L$ on L


$$C \sim \frac{A}{d} \xrightarrow[\text{(neighbor)}]{\text{parallel plate}} = \frac{\gamma_s s_L}{\gamma_s} = s_L$$

$$R \sim \frac{L}{wt} = \frac{s_L}{\gamma_s \gamma_s} = s^2 s_L \uparrow\uparrow$$

$$1. RC \sim s^2 s_L^2 \quad (= 1 \text{ if } s_L = \frac{1}{s}, \text{ but } s_L \sim 1 \text{ since more transistors} \rightarrow \sim s^2)$$

point-to-point net (no fanout, C goes to gnd)

n-pole LPF \rightarrow delay & slew



Approx: Elmore delay (single-pole approx (Padé) of multipole sys. (not dominant pole))

$$\tau = \underbrace{R_1 C_1 + (R_1 + R_2) C_2 + \dots + (R_1 + \dots + R_6) C_6}_{\text{intrinsic}} + \underbrace{(R_1 + \dots + R_6) C_1}_{\text{extrinsic}}$$

when? to analyze? No for short wire. Just extract C .

Compare τ against slew rate ($\sim F04$)

2. Resistive shielding


Suppose driver slewed fast. Can't see the line cap, since slew much faster

When sizing driver, $C_{\text{eff}} < C_{\text{actual}}$, since part shielded by line RC

Model $C_{\text{near}}, C_{\text{far}}, R \rightarrow \pi$ model

$$C_{\text{total}} = C_{\text{near}} + C_{\text{far}}$$


driver only sees $C_{\text{near}}, C_{\text{far}}$ shielded by $R C_{\text{far}}$



Fanout gets total branch cap.

$$T_A = \dots + (R_1 + R_2 + R_3)(C_3 + C_4 + C_5 + C_6) + \dots$$

$$T_B = \dots + (C_3 + C_4 + C_5 + C_6) + \dots$$



Fix large RC

1. Repeater → buffer delay, need via Mhigh to SUB, hard to floorplan, power

2. wider wire → $R \downarrow$ (good for extrinsic), but $C \uparrow$


C has 1. areal $\sim w^2$

2. fringe unchanged → also good

:| area, power \uparrow due to $C \uparrow$

Wired tapering ($R_{near} \downarrow$, wide to narrow)

less aggregated $C \rightarrow :)$



E. wires 1mm long, 0.4μm width, 0.1fF/μm, 0.076Ω/□, 500 fF loading

$$\text{If wire is purely distributed, } R, C, T_{\text{el}} = \frac{1}{2} R_{\text{tot}} C_{\text{tot}} = \frac{1}{2} R C L^2 \quad (\text{avg. } R = \frac{R}{2})$$

$$= \frac{1}{2} \cdot (0.076 \cdot \frac{1\text{mm}}{0.4\mu\text{m}}) \cdot (0.1 \frac{\text{fF}}{\mu\text{m}} \cdot 1\text{mm})$$

$$= 9.5 \text{ ps}$$

$$T_{\text{ext}} = R_{\text{tot}} C_L = \frac{1}{2} (0.076 \cdot \frac{1000}{0.4}) \cdot 500 \text{ fF} = 95 \text{ ps} \rightarrow \text{dominant}$$

Sln. 1. widen (taper) wire

✓ 2. Add repeaters (breaks L^2) #? size?

break into k same segments (not, but close to optimal)



Let repeater have R_{buf} , C_{buf} , xh

$$T = k [T_{\text{int}} + T_{\text{ext}} + T_{\text{buf}}]$$

$$= k \left[\frac{1}{2} \frac{RC}{k^2} + \frac{R}{k} h C_{\text{buf}} + \left(\frac{R_{\text{buf}}}{h} + \frac{R}{k} \right) \left(\frac{C}{k} + h C_{\text{buf}} \right) \right] \quad \text{ignore } R \text{ shielding}$$

$$\frac{\partial T}{\partial h} = R C_{\text{buf}} - \frac{R_{\text{buf}} C}{h^2} = 0$$

$$h = \sqrt{\frac{R_{\text{buf}} C}{R C_{\text{buf}}}}$$

$$\frac{\partial T}{\partial k} = - \frac{RC}{2k^2} + R_{\text{buf}} C_{\text{buf}} = 0$$

$$k = \sqrt{\frac{\frac{1}{2} RC}{R_{\text{buf}} C_{\text{buf}}}} = \sqrt{\frac{T_{\text{intrinsic}}}{D \text{ cost}}}$$



$$V = \frac{\partial \Phi}{\partial t} = L \frac{dI}{dt}, \quad L \text{ depends on the loop. Loop depends on } f \text{ (minimize } R + j\omega L \text{)}$$

@ high f, find low L path (smaller Φ , smaller A)

E. if vdd/gnd path near \rightarrow return via decoupling C \rightarrow good, predictable. E. p/g planes in PCB

If return via signal line, :|

Extraction: assume proximity of vdd/g lines.



When to care? \sqrt{LC} curve (speed of light)

For all delays $>$ slew, mainly R, L don't care

$\rightarrow 3\mu\text{m}$ Cu interconnect $\rightarrow R \propto$

tech $\rightarrow F_0 \downarrow \rightarrow L$ matters more

If \sqrt{LC} dom. \rightarrow like transmission line, may have ringing if Z not matched



Delay if 2 nets switch opposite, C_c sees Miller eff. ($2 \times I_{\text{disp}}$), $C_{eq} = 2C_c$

if switch same, $C_{eq} = 0 \rightarrow$ early mode problem

Power net, integrity (IR drop (DC));

1. IR drop: pulling I thru R_{supply}

2. AC $L \frac{dI}{dt}$ noise, ΔI noise, simultaneous switching

Grid, softer balls \rightarrow center



decoupling C

Add pre-charged caps, after supply L. Distributed over chip

C_{implicit}: 1. p/g cap between M, low R shielding

2. Nuell-substrate cap (RB pnj), R shielded

3. non-switching Do (heavily shielded)



C_{explicit}: Add deCap \rightarrow 

Distribute at $> 5V$: IVR (DC \rightarrow DC) Integrated voltage regulator

Decap What's total C from clk in FF $\xrightarrow{x10}$ decap

Use a large M \rightarrow C comes w/ high series R \rightarrow shielded :/

\hookleftarrow array of smaller devices

LC resonance ($\frac{1}{f}$ to clk freq), Need Q \downarrow

Clocking sync, async

globally better locally sync.
GALS E. multicore processor

Sync. clk distribution

Metric 1. Skew (DC, static Δt)

2. Jitter (period), caused by supply noise

3. Power

4. Latency (delay from src to sink) Latency amplifies jitter caused by supply noise

1. Tree (modified H-tree), recursive

✓ Spare in use of interconnect

✗ Sensitive to loading. Need adjust w/ buffers (need to tune)

2. Grid, driven by a very large transistor ($\sim cm$)

✓ Low L, R. Insensitive to loading





✗ outside skews, high C, lots of wire

Tree-driver grid. Tree drives a less dense grid

✓ No dense wires, good loading

Active deskewing solves skew & jitter

Use programmable delay line (prog. after fab)



Packaging Interconnect Protect Heat out

MCM Multi-chip module

SOC Make bigger chip, use its interconnect network to provide density

issue stuck w/ one technology

design reuse: IP

yield (big chip)


COWOS

dimp on wafer
on substrate

Low power wasted on unused (dark Si)

- earf {
1. clk stuff that's unused \rightarrow clk **gating**
2. leakage on dark \rightarrow gate Vdd w/ large, high V_T device
3. energy-delay tradeoff \rightarrow peruto curve

Knob: Vdd \rightarrow DVFS based on workload



need dc-dc converter 1. linear var. res

2 sw. cap./ind. converter

Finfet: bulk cmos ugly at 22nm \rightarrow very short channel,

subthresh slope bad ($> 100 \text{ mV/dec}$)

poor electrostatics

finfet gates at multiple sides

$$W_{\text{eff}} = W + 2z$$


widths quantized by # of fins

C_o changed to new layer: $M \otimes OD$, $M_o PO$ $\xrightarrow{\text{MP}}$ use via O to contact M_1



body plug: detached body, connected MD MD

$c_{\text{md}}, c_{\text{poly}}$ \rightarrow make break in MD/PO , but reduce spacing



Fin boundary follow fin grid

$DODE$ OD on poly OD , mark dummy, extracted, but has not compared, 3T dev (-1 s/d)

Bulk CMOS 3-layer PW \rightarrow NW \rightarrow diff

Silicon on Sapphire cosmic ray \rightarrow soft error

ionization does not generate EHP in sapphire insulator

S o Insulator

PD-SOI partially depleted no depletion region $C_{s,o}$


part is still neutral \rightarrow has a floating potential (body)

but helps by $V_T \uparrow$, reduces body effect in stacks

FD-SOI (UTB) fully depleted ultra-thin body thin \rightarrow no body \rightarrow 3-terminal

V_T very sensitive to Si thickness

Can use Si underneath to backgate \rightarrow tune V_T (ana. V_B control)



Si
Sappire


SiO₂
sub

Si
BurX oxide
Si sub

+ - out
 \rightarrow body eff;
if disconnected
body will float up

STI | n⁺ | p | n | STI
VIBox
Si

Finfet
GAA
Gate all around
(Wires)



Wires Backside power

TSV via, access back side for power distribution


ROM (also for flash (non-volatile))
store \rightarrow microcode

CISC \rightarrow subroutine converts to RISC

Floating gate (neg. leakage), but write limit

1. nor pseudo-nmos


	R (one-hot)	C ₁	C ₂	G	C ₄
1		0	1	0	1
2		0	0	1	1
3		1	0	0	1
4		0	1	1	0



2-nand

more dense, but slower (stack)

power w/ one-cold rows, same table (opposite placement)



Electrically programmable ROM

Floating G changes V_t , so won't be turned on.

W Apply $\sim 6V$ to control and S-D \rightarrow Fowler-Nordheim

e^- tunnel from inv. layer \rightarrow trapped in floating gate.

Erase old UV erase

new ^{electrically erasable} EEPROM Put 12V @ S, 0V @ C, float D \rightarrow erase



Need DC-DC for large voltage

ESD

1. Human body model (effect of human touch)

2. CBM

Diodes turn on to drain ESD (in IO cells)

Issue diode large C \rightarrow RC problem

