

Binary MSB most significant bit

LSB least ~

Byte 8 bits

Word Natural unit of data for a processor (32/64 bit)

2's complement MSB negative E. $\begin{array}{r} 1110 \\ -842 \\ \hline = -2 \end{array}$

$\begin{array}{cccc} 0 & 1\sim 7 & 8\sim 15 \\ -8\sim -1 & 0 & 1\sim 7 \end{array}$

Negation flip bits $\rightarrow +$ Pf. $x + \bar{x} = 2^n - 1$

E. $0|0| \rightarrow 1|0|0 + 1 = 1|0|1$

$5 - 8 + 2 + 1 = -5$

Extension E. $0110 \rightarrow 0000 \text{ } 0110$

$1110 \rightarrow 1111 \text{ } 1110$

Commutative $\left\{ \begin{array}{l} X + Y = Y + X \\ X \cdot Y = Y \cdot X \end{array} \right.$

$A + 0 = A$
 $A + 1 = 1$

$A + A = A$
 $A + \bar{A} = 1$

$O \cdot A = 0$
 $1 \cdot A = A$

$A \cdot A = A$
 $A \cdot \bar{A} = 0$

Associative $\left\{ \begin{array}{l} X + (Y + Z) = (X + Y) + Z \\ X \cdot (Y \cdot Z) = (X \cdot Y) \cdot Z \end{array} \right.$

Identities

Distributive $\left\{ \begin{array}{l} X \cdot (Y + Z) = (X \cdot Y) + (X \cdot Z) \\ X + (Y \cdot Z) = (X + Y) \cdot (X + Z) \end{array} \right.$

$1 \cdot A = A$
 $A \cdot A = A$

Absorption $\left\{ \begin{array}{l} X + (X \cdot Y) = X \\ X \cdot (X + Y) = X \end{array} \right.$

$\bar{X} \cdot \bar{Y} = \bar{X} + \bar{Y}$

DeMorgan's Law

$\bar{X} + \bar{Y} = \bar{X} \cdot \bar{Y}$

Boolean algebra comm, asso, dist ($a \cdot (b+c) = (a \cdot b) + (a \cdot c)$ and vv.)

Delay - propagation t_{pd} max delay from any $i \rightarrow$ any o

- contamination t_{cd} min delay

critical path: longest $(\sum t_{pd})$

short path: shortest $(\sum t_{cd})$

→ ✓ after crit. ✓, but before, may have transient $X \rightarrow$ glitch

Timing diagram.

unique

Canonical forms 1. truth table

rare to be min. { 2. sum of minterms
3. product of maxterms

2-level logic

A Cascade of Vocabulary

complement: inverse of a variable (from set theory, the set of elements not in A)

\bar{X}, \bar{A}

X, A

literal: a variable or the complement of a variable

$X, \bar{X}, \bar{A}, \bar{Y}$

$X, A+B$

product term: a conjunction (logical and) of literals

XY, CD

$X+Y, AB+C, I(J+K)$

can't be literal!

minterm: product term that includes all input variables, complemented or not

ABC, ABC

AC, B

sum term: a disjunction (logical or) of literals

$X+Y, \bar{A}+B+C$

$XY, A+\bar{B}C$

maxterm: sum term that includes all input variables, complemented or not

$A+B+C, A+\bar{B}+C$

$A+\bar{C}, A+B+C$

sum of products (SoP) expression: sum (logical or) of product (logical and) terms

$AB+A\bar{C}+ABC$

$AB+A\bar{C}+B$

product of sums (PoS) expression: product (logical and) of sum (logical or) terms

$(A+B)(\bar{C}+\bar{B})(A+\bar{B}+C)$

$(A+B)(\bar{C}+\bar{B})(A)$

)

Simp methods 1. Algebraic

2. CAD

3. Manual — Karnaugh maps, bubble pushing


truth table, redrawn w/ adjacency

Adj. prop. For any adj. move, 1 bit flips

Look for 2 adj. 1s

$$\begin{aligned} E. F &= \bar{X}Y + X\bar{Y} + XY \\ &= \bar{X}Y + X \quad \text{(dist.)} \\ \text{Also } &= Y + X\bar{Y} \quad \left. \begin{array}{l} F = (X + \bar{X}Y) + (Y + X\bar{Y}) \\ F = X + Y \end{array} \right\} \text{overlap} \end{aligned}$$

>4 var. 3D-ish



Group - can overlap


- has all 1s

- has no 0s

- dim must be 2^n !

Design 1. Populate truth table

2. Populate K-map



3. if several outs, find common groups



4. sum the terms

Don't-care: X

E. priority encoder: identifies the digit w/ the MS 1.

valid bit: 1 ✓, 0 X (if no 1 present). (simplifies T-table)

Bubble pushing

NOT



AND



OR



NAND



NOR



XOR



XNOR



2-input CMOS #

2

6

6

4

4

8

8

1. introduce bubbles





2. push → flip

3. add additional bubbles

Fundamental building block ana. functions

Decoder k input, 2^k output (one 1, others 0)

one-hot





schematic

Multiplexer (mux)

$\log_2 N$ switches to select N inputs.

$$Y = D_0 \bar{S} + D_1 S$$




4-bit, use a decoder

implementation: connect inputs to $+V_{cc}$ & G_i .

8-to-4 Choose some as select bits, write Y

as a funcn. of the other bits.



Shifter 1. Logical fill extra by 0

$$\text{E. } [1|00] \gg 2 = 00[1|0], [1|00] \ll 2 = 00[0|0]$$

2. Arithmetic fill by value of MSB on right shift (preserves sign)

$$\text{E. } [1|00] \gg 2 = 1110, [1|00] \ll 2 = 00[0|0]$$

3. Rotator rotate by circle

$$\text{E. } [1|00] \text{ ROR } 2 = 0[1|0], [1|00] \text{ ROL } 2 = 00[1|1]$$

$$A \ll N = A \times 2^N$$


- Example: $00001 \ll 2 = 00100$ ($1 \times 2^2 = 4$)
- Example: $11101 \ll 2 = 10100$ ($-3 \times 2^2 = -12$)

$$A \gg N = A \div 2^N$$



- Example: $01000 \gg 2 = 00010$ ($8 \div 2^2 = 2$)
- Example: $10000 \gg 2 = 11100$ ($-16 \div 2^2 = -4$)

Watch overflow!

Implementation




shamt	Y_3	Y_2	Y_1	Y_0
0 0	A_3	A_2	A_1	A_0
0 1	0	A_3	A_2	A_1
1 0	0	0	A_3	A_2
1 1	0	0	0	A_3





Adder Full: w/ carry, Half: w/o carry

carry ripples thru (need wait)

Multibit 1. Ripple carry $n \times \text{full}$, $O(n)$ width! slow : (



Subtractor $A - B = A + (-B)$



2. Carry lookahead (reduces carry chain)

$$C_{i+1} = A_i B_i + A_i C_i + B_i C_i$$

$$= A_i B_i + C_i (A_i + B_i)$$

$$\stackrel{\equiv A_i B_i}{=} G_i + \stackrel{\equiv A_i + B_i}{=} C_i P_i$$

generate, or, propagate and there's C already


$$E. C_2 = G_1 + C_1 P_1 = G_1 + (G_{10} + C_0 P_0) P_1 = G_1 + G_{10} P_1 + C_0 P_0 P_1,$$

inputs only

C_i has i terms, max $i+1$ literals

tot. delay \propto Gate delay $\propto \log_2(\text{input})$

ALU Arithmetic logic unit




$F_{2:0}$	Function
000	$A \& B$
001	$A \mid B$
010	$A + B$
011	not used
100	$A \& \sim B$
101	$A \mid \sim B$
110	$A - B$
111	$A < B$ SLT (set less than) (only Y0 used)


E. Sorter in: 4 4-bit int, out: 4 4-bit int, sorted

1. Design algorithm E. bubble: compare \rightarrow swap \rightarrow move largest \rightarrow end

2. Use blocks to implement



3. Implement cir.



$$\begin{array}{c} A \\ \xrightarrow{\text{comp}} \\ B \end{array} \begin{array}{c} X \\ \xrightarrow{\text{swap}} \\ Y \end{array}$$


Depth = 3, size = 5

Sequential (has memory)

Store 1 bit bi-stable element (cross-coupled)

+ control 1. SR latch

	S	R	$Q(t+1)$
set	1	0	1
res	0	1	0
hold	0	0	$Q(t)$
invalid	1	1	??




NOR

2. D-latch

$CLK = 0: Q = Q$ opaque

$CLK = 1, Q = D$ transparent



impl. w/ SR + D

CLK L \square 1 cycle: 1 rising edge, 1 falling ---

FF rising edge triggered $C_0 \rightarrow 1 \Rightarrow Q = D$


DFF imp. only one latch is transparent

When $C_0 \rightarrow 1, Q = D$ (edge sensitive)


Options - enabled (if $EN = 0$, no update) (MUX, $0 \rightarrow D$)

-reset $PRE = 1$ forces $Q = 1$, $CLR = 1$ forces $Q = 0$

immediately, regardless CLK




T ("toggle") flip-flop:



T	Q(t+1)
0	Q(t)
1	$\overline{Q(t)}$

Other types

JK flip-flop:



J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	$\overline{Q(t)}$

rising edge

$\sim X$: from 0 $\sim = 0$: to 0



$X \sim$: from 1 $= 1$ to 1

Register FF for each bit, same CLK

Counter Add 1 per CLK cycle

Shift register serial FF, not parallel

Every cycle, FF shift a bit (adds delay)



(E. parallel in \rightarrow serial out)

Memory array large amount of data (typically volatile)

register \rightarrow mem \rightarrow disk


1. Dynamic random access mem. DRAM

SRAM


3. Read only mem

ROM

2D. n-bit add. $\rightarrow 2^N \times M$



Read




wordline	bitline	stored bit	bitline
0	X	z	
1	0	0	
1	1	1	1

Z means "high impedance" (hi-Z, tri-stated, or floating) means signal is neither driven to a logical high nor low level and does not drive connected circuit. It is said to be "floating"

Only selected wordline drives bitlines, all others float.

↳ disconnected, not driving future stages



read M bits at a time (entire row)

RAM volatile, quick R/W


periodic maintain data

DRAM store data w/ capacitor: small, but leak, read destroyed

w/ bistable inverter: large, but fast read

ROM not volatile, but hard to write


E. lookup table (LUT), multi-ported mem (1+ words at a time)



Finite state machine (use FF to hold state Q , combinatorial logic to compute Q_{n+1})

E. parity checker


DFA no accept state



Design E. vending machine selling 15¢ item, accept 5¢, 10¢, no change

1. identify I/O $I: N(5¢), D(10¢), \bar{N}D$ not allowed, std. components $O: \text{open (release)}$

2. Transition diagram



3. Trans. table

For each state and input, find next state and output

state	inputs	next state	output
	N D		open
0¢	0 0	0¢	0
0¢	0 1	10¢	0
0¢	1 0	5¢	0
0¢	1 1	x	x
5¢	0 0	5¢	0
5¢	0 1	15¢	0
5¢	1 0	10¢	0
5¢	1 1	x	x
10¢	0 0	10¢	0
10¢	0 1	15¢	0
10¢	1 0	15¢	0
10¢	1 1	x	x
15¢	0 0	0¢	1
15¢	0 1	10¢	1
15¢	1 0	5¢	1
15¢	1 1	x	x

4. Encode the states $Q_1 Q_0: 0 \rightarrow 00, 5 \rightarrow 01, 10 \rightarrow 10, 15 \rightarrow 11$



5. Truth table w/ state, output encoding

state $Q_1 Q_0$	inputs		outputs		
	N	D			
0¢ 00	0	0	0¢	00	0
0¢ 00	0	1	10¢	10	0
0¢ 00	1	0	5¢	01	0
0¢ 00	1	1	x	xx	x
5¢ 01	0	0	5¢	01	0
5¢ 01	0	1	15¢	11	0
5¢ 01	1	0	10¢	10	0
5¢ 01	1	1	x	xx	x
10¢ 10	0	0	10¢	10	0
10¢ 10	0	1	15¢	11	0
10¢ 10	1	0	15¢	11	0
10¢ 10	1	1	x	xx	x
15¢ 11	0	0	0¢	00	1
15¢ 11	0	1	10¢	10	1
15¢ 11	1	0	5¢	01	1
15¢ 11	1	1	x	xx	x

6. Boolean for Q_{n+1} and output

open = $Q_1 Q_0$, K-map

7. Build circuit




Q_{n+1} always depends on Q_n and input, but output diff.

Moore FSM outputs depends only on Q (no $I \rightarrow O$ direct path)

Mealy FSM outputs can depend on I .


output may change w/o CLK (w/input)

output on edges (state & input)




Can use one-hot encoding and TFF

Pattern recognition E. last 4 bits are 1101



w/ shift register



Timing FF inputs must be stable at $CLK \checkmark$

t_{setup} : before \checkmark that D must be stable (typ. longer)

t_{hold} after

depends on ① Time for Q to stable



② Time for Q

min time \rightarrow unstable

max

-C contamination delay -q propagation

-cq: $CLK \rightarrow Q$, -d: $Q \rightarrow D$



$t_{\text{hold}} < t_{\text{ccq}} + t_{\text{cd}}$ avoid too fast

$T_c \geq t_{\text{pcq}} + t_{\text{pd}} + t_{\text{setup}}$ slow

CLK skew = diff. between 2 CLK vs, consider worst

t_{setup} CLK 2 arrives early

$$T_c \geq t_{\text{pcq}} + t_{\text{pd}} + t_{\text{setup}} + t_{\text{skew}}$$

t_{hold} CLK 1 ~ early

$$t_{\text{skew}} + t_{\text{hold}} < t_{\text{ccq}} + t_{\text{cd}}$$