


Assembly language ISA Instruction Set Architecture. How hard \Rightarrow soft

↳ instruction in human readable format (\leftrightarrow bin.)



E.

Op Codes	Operands (Data)	Comments
gcd:		
beq	\$a0, \$a1, exit	# if a = b, go to exit
slt	\$v0, \$a1, \$a0	# is b > a?
bne	\$v0, \$0, suba	# if yes, goto suba
subu	\$a0, \$a0, \$a1	# subtract b from a
b	gcd	# and repeat
suba:		
subu	\$a1, \$a1, \$a0	# subtract a from b
b	gcd	# and repeat
exit:		
move	\$v0, \$a0	# return a
jr	\$ra	# go back to caller

labels
(goto)

Op codes operands (data) Comments

MIPS is an RISC architecture: simple / regular instructions

32-bit MIPS: word size, register, instruction are 32-bits.

Load-store architecture: only operate on data in ^{32 FFs} register, not mem.

For **mem**, need to load \rightarrow store

1. Add	$a = b + c;$	add \$a, \$b, \$c	a, b, c all registers
Sub	$a = b - c;$	sub	# simplicity :)

Immediate ^{16-bit} operands: small const. embedded in instruction (immediately available)

E. $\text{addi}, \$t0, \$t0, 1 \rightarrow \text{immed.}$ (range: $-32768 \sim 32767$)

32-bit const. needs to be loaded to imm. in 2 steps

$\left\{ \begin{array}{l} \text{lui} \quad \$t1, \text{oxAAAA} \quad \$t1 \quad \boxed{\text{AAAA} \mid 0000} \\ \text{OR} \quad \text{ori} \quad \$t1, \$t1, \text{oxBBBB} \quad \$t1, \boxed{\text{AAAA} \mid \text{BBBB}} \\ \text{li} \quad \$t1, \text{oxAAAABBBB} : \text{pseudo-instruction, assembler converts to} \end{array} \right.$

Reserved registers

\$ prefix

Name	Number	Usage	Reserved across function calls?
\$zero	0	Constant zero <i>can't be changed</i>	
\$at	1	Reserved for assembler	
\$v0-\$v1	2-3	Function result(s)	
\$a0-\$a3	4-7	Function argument(s)	
\$t0-\$t7	8-15	Temporaries	
\$s0-\$s7	16-23	Saved Temporaries	yes
\$t8-\$t9	24-25	More temporaries	
\$k0-\$k1	26-27	Reserved for OS	
\$gp	28	Global pointer	yes
\$sp	29	Stack pointer	yes
\$fp	30	Frame pointer	yes
\$ra	31	Return address	yes

Handwritten notes:

- A blue bracket groups the rows from \$t0 to \$ra, with the text "32 register files" written next to it.
- The text "can't be changed" is written in red next to the \$zero row.

32
register files


Memory Load/store: ^{byte}lbu, ^{halfword}lhu, ^{linked}ll, ^{word}lw

Pointer (address) for every ^{4 bytes}byte E. word: 4 bytes, always +4

Array (E. of int): a, a+4, a+8, ...

E. linked list: not cont. add.

addr. = base ptr + imm. offset E. 4(\$t1) → address = reg[\$t1] + 4

E. struct { int a; char b; };  &a = base &b = base + 4

E. increment value in mem.

lw \$s0, 4(\$t1) # load 4(\$t1) to \$s0

addi \$s0, \$s0, 1

sw \$s0, 4(\$t1) # store

Load byte (8b → 32b) lb \$t0, 4(\$t1) → reg[\$t0] = 0xFFFFF0 fill MSB

lbu = 0x00000F0 fill 0

Number bytes - Little-endian: byte starts at LS end

Big MS end

Big-Endian				Little-Endian				
Byte Address				Word Address	Byte Address			
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
C	D	E	F	8	F	E	D	C
8	9	A	B	4	B	A	9	8
4	5	6	7	0	7	6	5	4
0	1	2	3	0	3	2	1	0
MSB		LSB			MSB		LSB	

Control - branch (conditional E. if, loop)

(b) beq bne

jump (uncond. E. func. call/return)

j jal jr

E. jal jumps to label and notes current position in \$ra

