

Layout: generate design layers  $\rightarrow$  fab masks (aka polygon pushing)

DRC design rule checking

Fab generate PDK  $\rightarrow$  loaded in virtuoso


<sup>front end of the line</sup> FEOL: device related (Q)

nwell, diff: S, D, plugs, poly: G, interconnect, n(p)imp:  $(n^+, p^+)$ , contact between diff & gates

BEOL wires, interconnect


metal 1 via 12 metal 2

$\downarrow$   
V... , m... , lower metal thinner (higher levels for long-dist signal, or  $V_{DD}/\phi \rightarrow R \downarrow$ , but more space and fringing C)  
CMP process <sup>chemical mechanical planar polishing</sup> challenge: polishing  $\rightarrow$  e charge (antenna effect)  $\rightarrow$  ~ rules


2. density rules  CMP prefers etching  $SiO_2 \rightarrow$  dishing

Design rules may not be binary. Soft transition of yield  $\rightarrow$  score  
resolution, alignment


E. inverter




1. nwell (for pfet), preferably shared if multiple pfets
2.  $V_{DD}$ !
3. diff (tie nwell w/  $V_{DD}$ !), p/nimp



Stick diagram: layout planning before polygon  
same topology w/ layout



Layout image




$\leftrightarrow M1$   $\updownarrow M2$   $\leftrightarrow M3$ , every layer  $\perp$  to the layer below



$\checkmark$   $\overline{M3}$   $\overline{M3}$ , prevents congested routing

Diffusion sharing  $\rightarrow$  compact layout, reduce  $C_d$ ,  $C_{par}$




complementary static CMOS


Euler path: runs every M **once**,

pun/pdn **same order** input

channel connected component region  
CCC/CCR




Wide device



issues: poly interconnect resistive  $\rightarrow$  RC delay  $\uparrow$ . Top switches slow

sln. break into **parallel** (n-fingers) (if  $> 10 \mu m \rightarrow$  finger)

Dogbone




for very small  $w$

Layout (bitstack design)


3	2	1	0	
	...	$\frac{C}{S}$	$\frac{C}{S}$	adder
				multiplier
				reg
				shifter...

Same block, height varies by complexity

$\downarrow$  data,  $\leftrightarrow$  carry, shift, -



Pass transistor: MOS use as generic switch



A, B used to simulate real outputs (instead on  $V_{in}$ )

static, since always on path passed


A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

→ AND

problem 1. subthreshold leak may affect

2. loses overdrive when up →



3. only to  $V_{DD} - V_T$  → lose NM



Fix 1. complementary pass transistor

when pulldown, N all the way ↓; --- P↑↑


but complementary signal generation may not be easy



2. Half latch: weak PMOS pulls all to  $V_{DD}$  → NM ↓

but when pulldown, need to fight half latch pulling  $V_{DD}$

E. MUX static only if one-hot (logically orthogonal)




E. 6-transistor XOR

$B=0$  → PT on, prog. inv. off,  $Y=A$

$B=1$  → inv. on,  $Y=\bar{A}$

ratio logic: only works if the sizing is right



E.  $A=1, B=0$  → 1, prev. inv. N pulldown, but if pullup overpowers, ∴

## Nonstatic

### 1. ratio logic (cpu, pd simul.)



#### NMOS logic (enhance + deplete)

depletion acts as **static pullup**. pulldn enhance need to overpower it

slow pulldown, wasteful

**Advantage** very wide NOR

Need PMOS stack, but only one dep. N.




### 2. Dynamic logic (none on $\rightarrow Z$ )

$clk=0$ : **precharge**, make all inputs 0  $\rightarrow Y=V_{DD}$

$clk=1$  **evaluate**, if all 0  $\rightarrow Y=1$ ; else  $Y=0$

$\hookrightarrow$  precharged and held, Z




No resistance (fight) @ pulldown (discharge  $C_L$ ), fast. One-time pulldown (one-shot **hazard-free**)

issue 1. Add a **footer** Q, but more stack height  $\rightarrow$  delay  $\uparrow$  (input can  $\neq 0$  if  $clk=0$ )

#### 2. driving capacity E. or gate (dynamic)

if all start at 0, output discharged

then input  $\uparrow$ , out can't recharge  $\rightarrow$  race cond.



sln. **buffer w/ 2 inv.**, so stage 2 input = 0 @ precharge

aka **domino logic** (precharged like domino, **monotonic** eval)

basic domino gate is **not inverting**  $\rightarrow$  incomplete :C  $\rightarrow$  gate need dual rail logic + **bubble push**

**logical effort**: in static CMOS, need P/N network.

in dyn., no pullup!  $\rightarrow$  less  $C_g$  total. No **crowbar I** when pulldown; avoid p


Noise dynamic node (out) very noise sensitive. Z mode only stores at  $C_g \rightarrow$  sensitive.

digital noise mainly interference

1. Leakage E. many NORs, precharged to 1, all inputs 0  $\rightarrow$  Z!, but all leak  $\leadsto$  0

Fix w/ half-latch  $\rightarrow$  NM vs perf.

To make weak: w/ or ( $L \uparrow$ , but  $C_g$  not  $\uparrow$ ) or make a  $^+$ stack



2. Coupling parallel wire  $\rightarrow$  Cap


if aggressive net sw, bilp will fight victim driver.

if v driver is dyn.  $\rightarrow$  0  $\rightarrow$  1, can't pull back to 0.

dyn. inputs may also be transiently on


Fix 1. ensure dyn. isn't strongly coupled.

2. half latch (again)



3. Supply noise when pulling current, LRC in  $V_{DD}$ -gnd: (

a lot noise @ clk freq. (especially for sync. noise)



if  $V_{DD} \downarrow$  @ precharge  $\rightarrow$  eval not all the way charged

$V_{DD} \uparrow$  @ eval  $\rightarrow$  eval  $< V_{DD\text{ now}}$   $\rightarrow$  wrong! (want less 10%)

Also when  $V_{DD} \downarrow$ , slow (less  $V_{DD}$ )


4. Charge sharing noise (solved by half latch)

When inputs  $\downarrow$ , charge shared w/ internal  $C_a$  nodes  $\rightarrow$  eval  $V \downarrow$


for! add babysit devices (bleeder nfet tied to  $V_{DD}$ )  $\rightarrow$

2. pfet precharge internal nodes


more charge to switch  $\rightarrow$  perf  $\downarrow$



**NP domino** - regular domino needs  $D_0$  to avoid race condition



**Delay reset domino**




the clks enter precharge at some time.

When 1<sup>st</sup> stage outputs 1,  $\rightarrow$  short circuit

sln. delay precharge of clk

duty cycle  $\uparrow \rightarrow$  delayed pre.



want to give stage 1 long enough time to pre before stage 2 starts to pre.

However, need + delay for every stage  $\rightarrow$  : (  $\rightarrow$  restore w/ footed device + clk

**skewed logic** Can size pfet for clk, nfet  $D_0$  down  $\rightarrow$  saves C. Just enough to pre.

dyn.  $\uparrow$  put all on one transition (n)  $\rightarrow$  cut p

**Logic effort** (at A)  $\frac{2}{3}$  compared to push-pull

(at  $D_0$ ):  $\frac{9}{12} = \frac{3}{4}$  (generally  $\times 4$ )

(all delays normalized to FO1, which is push pull)

**E.** drive a  $25 \mu\text{m}$  cap, each stage w/ gain of 3.

$$W_{pbo} = \frac{25 \mu\text{m}}{3 \cdot 3} \times 2 = 5.6 \mu\text{m}, W_{nD_0} = 0.7 \mu\text{m}$$

$$W_{nin} = \frac{5.6 + 0.7}{3 \cdot 3} \times 3 = 2.1 \mu\text{m}, W_{pclk} = 0.7 \mu\text{m}$$

