


Systolic Array Design:



Controlling State Machine

