



Supported-BinaryNet: Bitcell Array-based Weight Supports for Dynamic Accuracy-Latency Trade-offs in SRAM-based Binarized Neural Network

Shamma Nasrin, Srikanth Ramakrishna, Theja Tulabandhula and Amit Ranjan Trivedi

Introduction SRAM Bitcell Array-based Support Vectors Bitcell array Row DAC with Neuron • Weight partitioning is Neural Network **IMAGE DATA** block (p \times 1) independent I_{REF} control Input considerate of the Inference On Edge physical design and INFERENCE RESULTS Devices mapping to SRAM, thereby requires minimum interventions to Efficient network Row DAC -- $l_{B,2}$ decoc introduce support Inference under these **CHALLENGES ADVANTAGES** parameters for each constraints is an active . Reduction in Row block while maximizing 1. Power area of research today. the flexibility of training Latency and We propose a novel 2. Memory and Communicating weight-space. approach to address Compute Bitcell array-based Row DAC -- I_{B,r} costs these challenges without supports are 2. Increased compromising on the 3. Chip Area implemented by Security and performance. Column select modifying the design of Privacy digital-to-analog Bottlenecks and Solutions Digital vector converter (DAC) at SRAM ADC product rows. In-Memory For any ML algorithm, the fundamental Fig.4. SRAM architecture for bitcell array-based support parameters. Support parameters to processing enhance weight space of binarized neural networks (BNNs) are stored in the buffer of row digital-

- computational operations are multiplication and accumulation, which create the energy bottleneck while designing a hardware accelerator.
- the number of weights in even a moderate size network for real-world applications can be hundreds to tens of thousands.
- In such networks, a typical von Neumann platform incurs high traffic to read weights from the memories and to write back neuron output and partial sums.

Challenges of existing solution

-1 -1 -1 1

- A key challenge in the current designs is that the network weights must be binarized [1].
- weight binarization leads to higher inaccuracy by limiting the flexibility of weight space.
- Operation with multi-bit precision weights for in-SRAM neural networks requires considerably increased complexity and power- hungry implementation.





Fig.1. Existing solution. In-Memory and near memory computing.

Proposed Solution

- Support Optimization for In-Memory Computation using an SRAM Bank for increased power efficiency and solution to achieve better performance
- The proposed solution allows us to achieve higher accuracy than the binarized neural network with much lower hardware complexity.



Algorithmic Results -block size 64×1 -- pretrained -block size 16×1 acy(%) **r**andom $-784 \times 2048 \times 2048 \times 10$ -block size 8×1 $-784 \times 1024 \times 1024 \times 10$ -block size 2×1 Full Precision 4×1 8×1 16×1 32×1 64×1 Quantization bits block size no of epoch


Fig.5. (a) Learning curve of fully connected neural network for MNIST training data set. (b) Accuracy on MNIST by performing support optimization on weights for various block sizes. We show results for two cases: (1) initialized with pre-trained network and (2) initialized randomly.(c) Accuracy with different bit precision of the support parameters.

Hardware Implementation Results

\rightarrow array size 32×1 → ADC precision array size 8×8 → DAC precision Fig.2. Proposed design complexity is much lower than the existing implementations. 1σ 1.5σ 2σ 2.5σ 3σ 3.5σ 4σ Support Parameter Optimization Algorithm 8 bit weight combination Quantization bits Process variability in transistors(σ %)

to-analog converter (DAC).

Fig.6. (a) Calculated and simulated current difference for 8×1 block without introducing any support parameters. (b) accuracy of a fully connected MLP for MNIST training data set with different bit precision of the DAC and ADC. Effect of V_TH variability in SRAM cell transistors to scalar product current. (c) Scalar product(as current) at different level of processes variation.



Performance of current work & Future Work

- Our approach reduces classification error in MNIST by 35.71% (error rate decreases from 1.4% to 0.91%).
- To reduce the power overheads, we propose a dynamic drop out a part of the support parameters. Our architecture can drop out 52% of the bitcell array-based support parameters without losing accuracy.
- However, currently we show the work only on fully connected layers of a convolutional neural network and as a future work we will be exploring how the convolutional layer matrices can be incorporated into the SRAM bank architecture for more efficient processing.
- Utilizing the sparsity of the weight matrices for further improvements in efficient processing is also considered as future work.

Refferences

[1] I. Hubara, M. Courbariaux, D. Soudry, R. El-Yaniv, and Y. Bengio, 'Binarized neural networks,", 2016.