

# DG408, DG409

Single 8-Channel/Differential 4-Channel, CMOS Analog Multiplexers

August 1997

Features
- ON Resistance (25°C Max)
* Low Power Consumption ( $P_D$ ) <11 mW
Fast Switching Action
- t <sub>TRANS</sub>
- t <sub>ON/OFF(EN)</sub>

- · Low Charge Injection
- Upgrade from DG508A/DG509A
- TTL, CMOS Compatible
- · Single or Split Supply Operation

## **Applications**

- · Data Acquisition Systems
- Audio Switching Systems
- Automatic Testers
- Hi-Rel Systems
- · Sample and Hold Circuits
- · Communication Systems
- Analog Selector Switch

## Description

The DG408 Single 8-Channel, and DG409 Differential 4-Channel monolithic CMOS analog multiplexers are drop-in replacements for the popular DG508A and DG509A series devices. They each include an array of eight analog switches, a TTL/CMOS compatible digital decode circuit for channel selection, a voltage reference for logic thresholds and an ENABLE input for device selection when several multiplexers are present.

The DG408 and DG409 feature lower signal ON resistance (<100 $\Omega$ ) and faster switch transition time (t<sub>TRANS</sub> < 250ns) compared to the DG508A or DG509A. Charge injection has been reduced, simplifying sample and hold applications. The improvements in the DG408 series are made possible by using a high-voltage silicon-gate process. An epitaxial layer prevents the latch-up associated with older CMOS technologies. Power supplies may be single-ended from +5V to +34V, or split from


The analog switches are bilateral, equally matched for AC or bidirectional signals. The ON resistance variation with analog signals is quite low over a ±5V analog input range.


## Ordering Information

PART NUMBER		TEMP. RANGE (°C)	PACKAGE	PKG. NO.
DG408AK/883	(Note 2)	-55 to 125	16 Ld CERDIP	F16.3
DG408DJ		-40 to 85	16 Ld PDIP	E16.3
DG408DY		-40 to 85	16 Ld SOIC	M16.15
DG408EJ	(Note 1)	-40 to 85	16 Ld PDIP	E16.3
DG408EY	(Note 1)	-40 to 85	16 Ld SOIC	M16.15
DG409AK/883	(Note 2)	-55 to 125	16 Ld CERDIP	F16.3
DG409DJ		-40 to 85	16 Ld PDIP	E16.3
DG409DY		-40 to 85	16 Ld SOIC	M16.15
DG409EJ	(Note 1)	-40 to 85	16 Ld PDIP	E16.3
DG409EY	(Note 1)	-40 to 85	16 Ld SOIC	M16.15

#### NOTES:

- 1. Extended Processing Flow
- 2. Refer to military data sheet for complete specifications.





## 

#### Thermal Information

Thermal Resistance (Typical, Note 1)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
PDIP Package	100	N/A
SOIC Package	115	N/A
CERDIP Package	70	18
Maximum Junction Temperature (D Suffix)	) . <i>.</i>	150°C
Maximum Storage Temperature Range (D	Suffix)65	OC to 125°C
Maximum Lead Temperature (Soldering 1	0s)	300°C
(SOIC - Lead Tips Only)		

## **Operating Conditions**

Operating Temperature (D Suffix). . . . . . . . . -40C to 85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1.  $\theta_{\mbox{\scriptsize JA}}$  is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications Test Conditions: V+ = +15V, V- = -15V, V<sub>AL</sub> = 0.8V, V<sub>AH</sub> = 2.4V, Unless Otherwise Specified

		(NOTE 8) TEMP	D SUFFIX -40°C TO 85°C			
PARAMETER	TEST CONDITIONS		(NOTE 2) MIN	(NOTE 3) TYP	(NOTE 2) MAX	UNITS
DYNAMIC CHARACTERISTICS				·	·	
Transition Time, t <sub>TRANS</sub>	(See Figure 25)	Full	-	160	250	ns
Break-Before-Make Interval, topen	(See Figure 27)	Room	10		•	ns
Enable Turn-ON Time, t <sub>ON(EN)</sub>	(See Figure 26)	Room		115	150	ns
		Full	·	<b>.</b> .	225	ns
Enable Turn-OFF Time, toFF(EN)	(See Figure 26)	Full	-	105	150	ns
Charge Injection, Q	C <sub>L</sub> = 10nF, V <sub>S</sub> = 0V	Room		20		рC
OFF Isolation	$V_{EN} = 0V$ , $R_L = 1k\Omega$ , f = 100kHz (Note 6)	Room	•	-75	-	dB
Logic Input Capacitance, CIN	f = 1MHz	Room		8	-	pF
Source OFF Capacitance, C <sub>S(OFF)</sub>	V <sub>EN</sub> = 0V, V <sub>S</sub> = 0V, f = 1MHz	Room		3	-	pF
Drain OFF Capacitance, C <sub>D(OFF)</sub> DG408	V <sub>EN</sub> = 0V, V <sub>D</sub> = 0V, f = 1MHz	Room		26	-	pF
DG409	'	Room	-	14	-	pF
Drain ON Capacitance, C <sub>D(ON)</sub> DG408	V <sub>EN</sub> = 3V, V <sub>D</sub> = 0V, f = 1MHz, V <sub>A</sub> = 0V or 3V	Room	-	37		рF
DG409		Room	-	25	-	pF
ANALOG SWITCH			<del>'</del>	<u> </u>		
Analog Signal Range, VANALOG		Full	-15	-	15	٧
Drain-Source ON Resistance,	V <sub>D</sub> = ±10V, I <sub>S</sub> = -10mA	Room		40	100	Ω
r <sub>DS(ON)</sub>	(Note 4)	Full	-	-	125	Ω
r <sub>DS(ON)</sub> Matching Between Channels, Δr <sub>DS(ON)</sub>	V <sub>D</sub> = 10V, -10V (Note 5)	Room	-	-	15	Ω
Source OFF Leakage Current, IS(OFF)	V <sub>EN</sub> = 0V, V <sub>S</sub> = ±10V,	Room	-0.5		0.5	nA
	V <sub>D</sub> = +10V	Full	-5		5	nA
Drain OFF Leakage Current, I <sub>D(OFF)</sub> DG408	V <sub>EN</sub> = 0V, V <sub>D</sub> = ±10V, V <sub>S</sub> = +10V	Room	-1	-	1	nA
		Full	-20	-	20	nA
DG409		Room	-1	-	1	nA
		Full	-10		10	nA

Electrical Specifications Test Conditions: V+ = +15V, V- = -15V, V<sub>AL</sub> = 0.8V, V<sub>AH</sub> = 2.4V, Unless Otherwise Specified (Continued)


			D SUI	FFIX -40°C TO	85°C	
PARAMETER	TEST CONDITIONS	(NOTE 8) TEMP	(NOTE 2) MIN	(NOTE 3) TYP	(NOTE 2) MAX	UNITS
Drain ON Leakage Current, I <sub>D(ON)</sub> DG408	V <sub>S</sub> = V <sub>D</sub> = ±10V Sequence Each Switch	Room	-1	-	1	nA
	ON	Full	-20		20	nA
DG409	1	Room	-1	-	1	nA
	ļ	Full	-10		10	nA
DIGITAL CONTROL				•		
Logic Input Current, Input Voltage High, I <sub>AH</sub>	V <sub>A</sub> = 2.4V, 15V	Full	-10		10	μА
Logic Input Current, Input Voltage Low, IAL	V <sub>EN</sub> = 0V, 2.4V, V <sub>A</sub> = 0V	Full	-10	-	10	μА
POWER SUPPLIES			•			
Positive Supply Current, I+	V <sub>EN</sub> = 0V, V <sub>A</sub> = 0V	Full	-	10	75	μА
Negative Supply Current, I-		Full	-75	1	-	μΑ
Positive Supply Current, I+	V <sub>EN</sub> = 2.4V, V <sub>A</sub> = 0V	Room Full		0.2	0.5 2	mA
Negative Supply Current, I-	1	Full	-500			μА


Electrical Specifications (Single Supply) Test Conditions: V+ = 12V, V- = 0V, V<sub>AL</sub> = 0.8V, V<sub>AH</sub> = 2.4V, Unless Otherwise Specified


			D SUFFIX -40°C TO 85°C			
PARAMETER	TEST CONDITION	(NOTE 8)	(NOTE 2) MIN	(NOTE 3) TYP	(NOTE 2) MAX	UNITS
DYNAMIC CHARACTERISTICS						
Switching Time of Multiplexer, trans	V <sub>S1</sub> = 8V, V <sub>S8</sub> = 0V, V <sub>IN</sub> = 2.4V	Room	-	180	•	ns
Enable Turn-ON Time, TON(EN)	V <sub>INH</sub> = 2.4V, V <sub>INL</sub> = 0V,	Room	-	180	-	ns
Enable Turn-OFF Time, ToFF(EN)	V <sub>S1</sub> = 5V	Room		120	-	ns
Charge Injection, Q	$C_L = 10nF$ , $V_{GEN} = 0V$ , $R_{GEN} = 0\Omega$	Room		5	-	рC
ANALOG SWITCH						
Analog Signal Range, VANALOG		Full	0		12	٧
Drain-Source ON-Resistance,  DS(ON)	V <sub>D</sub> = 3V, 10V, I <sub>S</sub> = -1mA (Note 4)	Room	-	90	-	Ω


#### NOTES:

- 1. All leads soldered to PC Board.
- 2. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 3. Typical values are for DESIGN AID ONLY, not guaranteed nor production tested.
- 4. Sequence each switch ON.
- 5.  $\Delta r_{DS(ON)} = r_{DS(ON)} (Max) r_{DS(ON)} (Min)$ .
- 6. Worst case isolation occurs on channel 4 due to proximity to the drain pin.
- 7. Signals on S<sub>X</sub>, D<sub>X</sub>, or IN<sub>X</sub> exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 8. Room = 25°C, Cold and Hot = as determined by the operating temperature suffix.









# Pin Descriptions - (DG408)

PIN	SYMBOL	DESCRIPTION
1	<b>A</b> <sub>0</sub>	Logic Decode Input (Bit 0, LSB)
2	EN	Enable Input
3	V-	Negative Power Supply Terminal
4	S <sub>1</sub>	Source (Input) for Channel 1
5	S <sub>2</sub>	Source (Input) for Channel 2
6	S <sub>3</sub>	Source (input) for Channel 3
7	S <sub>4</sub>	Source (Input) for Channel 4
8	D	Drain (Output)
9	S <sub>8</sub>	Source (Input) for Channel 8
10	S <sub>7</sub>	Source (input) for Channel 7
11	S <sub>6</sub>	Source (Input) for Channel 6
12	S <sub>5</sub>	Source (Input) for Channel 5
13	V+	Positive Power Supply Terminal (Substrate)
14	GND	Ground Terminal (Logic Common)
15	A <sub>2</sub>	Logic Decode Input (Bit 2, MSB)
16	A <sub>1</sub>	Logic Decode Input (Bit 1)

# Pin Descriptions - (DG409)

PIN	SYMBOL	DESCRIPTION		
1	Ao	Logic Decode Input (Bit 0, LSB)		
2	EN	Enable Input		
3	V-	Negative Power Supply Terminal		
4	S <sub>1A</sub>	Source (input) for Channel 1a		
5	S <sub>2A</sub>	Source (Input) for Channel 2a		
6	S <sub>3A</sub>	Source (Input) for Channel 3a		
7	S <sub>4A</sub>	Source (Input) for Channel 4a		
8	D <sub>A</sub>	Drain a (Output a)		
9	DB	Drain b (Output b)		
10	S <sub>4B</sub>	Source (Input) for Channel 4b		
11	S <sub>3B</sub>	Source (Input) for Channel 3b		
12	S <sub>2B</sub>	Source (Input) for Channel 2b		
13	S <sub>1B</sub>	Source (Input) for Channel 1b		
14	V+	Positive Power Supply Terminal		
15	GND	Ground Terminal (Logic Common)		
16	A <sub>1</sub>	Logic Decode Input (Bit 1, MSB)		

## **TRUTH TABLE DG408**


A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	EN	ON SWITCH
х	х	Х	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

## **TRUTH TABLE DG409**


A <sub>1</sub>	Ao	EN	ON SWITCH
х	×	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

## NOTES:

- 1. V<sub>AH</sub> Logic "1" ≥2.4V.
- 2. V<sub>AL</sub> Logic "0" ≤0.8V.



## Test Circuits and Waveforms (Continued)






FIGURE 31. INSERTION LOSS

FIGURE 32. SOURCE/DRAIN CAPACITANCES

## Typical Applications

#### **Overvoltage Protection**

A very convenient form of overvoltage protection consists of adding two small signal diodes (1N4148, 1N914 type) in series with the supply pins (see Figure 33). This arrangement effectively blocks the flow of reverse currents. It also floats the supply pin above or below the normal V+ or V-value. In this case the overvoltage signal actually becomes the power supply of the IC. From the point of view of the chip, nothing has changed, as long as the difference  $V_{\rm S}$  - (V-) doesn't exceed -44V. The addition of these diodes will reduce the analog signal range to 1V below V+ and 1V above V-, but it preserves the low channel resistance and low leakage characteristics.

Typical application information is for Design Aid Only, not guaranteed and not subject to production testing.




FIGURE 33. OVERVOLTAGE PROTECTION USING BLOCKING DIODES

## Die Characteristics

## DIE DIMENSIONS:

1800μm x 3320μm x 485μm ±25μm

## **METALLIZATION:**

Type: SiAl

Thickness: 12kÅ ±1kÅ

#### PASSIVATION:


Type: Nitride

Thickness: 8kÅ ±1kÅ

## WORST CASE CURRENT DENSITY:

9.1 x 10<sup>4</sup> A/cm<sup>2</sup>

## Metallization Mask Layout



## Die Characteristics

#### DIE DIMENSIONS:

1800μm x 3320μm x 485μm ±25μm

#### **METALLIZATION:**

Type: SiAI

Thickness: 12kÅ ±1kÅ

#### PASSIVATION:

Type: Nitride

Thickness: 8kÅ ±1kÅ

## WORST CASE CURRENT DENSITY:

9.1 x 10<sup>4</sup> A/cm<sup>2</sup>

# Metallization Mask Layout

