Omozusi Guobadia

Email: oeguobadia@gmail.com Portfolio: oeguo-portfolio.vercel.app/ Phone: +1(281)748-8174 LinkedIn: www.linkedin.com/in/mozig

EDUCATION Massachusetts Institute of Technology, Cambridge, MA

M.Eng, Computation and Cognition (Neuroengineering), June 2025 GPA: 4/4 B.Sc, Electrical Engineering and Neuroscience, June 2023 GPA: 3.63/4

Hardware Developer Intern

IBM

June 2022 - August 2022

Poughkeepsie, NY

Developed a comprehensive library of IC timers, SOICs, DIPs, temperature sensors, and other circuits utilized in industry-ready cards featured in the IBM Z Metis Mainframe through Cadence Allegro PCB Design software.

Undergraduate Research Assistant

MIT Media Lab

December 2021 - May 2022

Cambridge, MA

Designed physical configuration of the AttentivU EEG headwear through soldering and connectivity testing.

Hardware Developer Intern

Signify

June 2021 - August 2021

Remote

Developed code that enabled the autonomous update function using Yocto-based operating software on Raspberry Pi 3+ microcontrollers

PROJECTS

EXPERIENCE

Four-Stage BJT Broadband Amplifier (Analog Design Project): Conceptualized and developed a four-stage broadband amplifier, achieving key performance metrics including a 48dB mid-band gain, 2.6 MHz bandwidth, and an 85 mW power consumption. The design incorporated three NPN common emitter amplification stages and a single PNP common-collector buffer for optimal functionality. Design awarded most innovative title in cohort.

PicoRV32 CPU w/ on-chip memory (Integrated Circuit Design Project): Designed, synthesized, and routed a 2ns clock-gated PicoRV32 IMC CPU that utilized on-chip Intel-designed 1080x36bit SRAM. Designed reduced PPA of original processor design by 22.6%. Design ranked 3rd overall in PPA efficiency.

Xilinx FPGA AR Card (Digital Design Project): Developed a system projecting interactive 3D figures onto an AR card's position on a monitor. Created a subprogram capable of detecting specific pixel RGB color concentrations in the camera frame, enabling the detection of the AR card's center of mass and angle deviation. Analyzed the FPGA's memory and signal processing utilization rates.

SplitBit: RF Transponder Timing System (RF Project): Created a low-cost automatic RF transponder sports timing system prototype. Designed a quadruple antenna circuit with op-amps for signal enhancement.

COURSEWORK

Computer Architecture, Solid-State Circuits, IC Design and Analysis, Principles of Neuroengineering, Nanoelectronics

AFFILIATIONS

Track and Field, Assistive Technology Team, National Society of Black Engineers, Bioelectronics Group, Jasanoff Laboratory

SKILLS

Software/Programming: Python, MATLAB, Julia Programming, C, Verilog, Cadence Virtuoso, LATEX.

Engineering: CAD, Soldering and Test Equipment, Circuit Design, FPGA Digital Design, Data Analysis, Embedded Devices