Date: June 07, 2025

```
// Morris Huang, Hudson Wong
           // 06/05/2025
          // EE 271
          // Lab 6 DE1_SoC
  5
          // This module simulates a game of frogger, where the player attempts to cross a // road full of crossing cars. The game is simulated on an LED matrix, and if the player // runs into the car, they lose. If they reach the end, they win, and the cars spawn and
 6
7
 8
          move faster.
          // There are eight difficulties in total, and reset will reset the difficulty to 0.
10
          module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, GPIO_1, SW);
11
                input logic CLOCK_50;
output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
output logic [35:0] GPIO_1;
12
13
14
                 output logic [9:0] LEDR; input logic [3:0] KEY;
15
16
17
                 input logic [9:0] SW;
18
19
                 logic [31:0] clk;
20
21
                 // Initializes two clock parameters. The whichClock controls the player movements,
                 // while crossyClock controls the car movements. This makes it so that the player can move
23
                 // faster than the cars.
24
25
                 parameter whichClock = 4
                 parameter crossyClock =25;
26
27
28
                 // Initializes the clock divider and the LED matrix
                 clock_divider cdiv (CLOCK_50, clk);
logic [15:0][15:0] RedPixels; // 16x16 array of red LEDS
logic [15:0][15:0] GrnPixels;
29
30
31
32
33
                 // Cycles through the LED matrix to light up each pixel
                 LEDDriver(.GPIO_1(GPIO_1), .RedPixels(RedPixels), .GrnPixels(GrnPixels), .EnableCount(
34
          1'b1), .CLK(clk[5]), .RST(SW[0]));
          logic reset_playfield, reset, L, R, U, D; // configure reset, the player moves, and the
gameover logic
logic [35:0] gameover; // Initializes gameover as a 36 bit array to take in the inputs
from all of the LEDs in the 6x6 block
36
37
                 logic [2:0] difficulty;
38
39
                 assign reset = SW[9]; // Reset when SW[9] is toggled
40
41
42
                 // Sends the input to a user input module to make sure that a long button
                // press only registers as one input. Also implements a pair of flip flops
// for metastability.
// Key 0 corresponds to the right movement, key 1 to up, key 2 to down, and key 3 to
43
44
45
           left.
46
                 user_input right(.clk(clk[whichClock]), .reset(reset), .button(~KEY[0]), .out(R));
                user_input left(.clk(clk[whichClock]), .reset(reset), .button(~KEY[3]), .out(L));
user_input down(.clk(clk[whichClock]), .reset(reset), .button(~KEY[2]), .out(D));
user_input up(.clk(clk[whichClock]), .reset(reset), .button(~KEY[1]), .out(U));
47
48
49
50
                 // Initializes a 6x6 playing field where the player can move freely.
// Whenever the player moves right after reaching the rightmost edge, transfers
51
52
                 // them to the leftmost edge, and same for the left side. They cannot move down // after reaching the bottom, but the frogger disappears after reaching the top and
53
54
         pressing up
    frog_LED f1010(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[10][11]), .
NR(GrnPixels[10][15]), .ND(GrnPixels[11][10]), .NU(1'b0), .L(L), .R(R), .D(D), .U(U), .
green_LED(GrnPixels[10][10]), .red_LED(RedPixels[10][10]), .gameover(gameover[0]));
    frog_LED f1011(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[10][12]), .
NR(GrnPixels[10][10]), .ND(GrnPixels[11][11]), .NU(1'b0), .L(L), .R(R), .D(D), .U(U), .
green_LED(GrnPixels[10][11]), .red_LED(RedPixels[10][11]), .gameover(gameover[1]));
    frog_LED f1012(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[10][13]), .
NR(GrnPixels[10][11]), .ND(GrnPixels[11][12]), .NU(1'b0), .L(L), .R(R), .D(D), .U(U), .
green_LED(GrnPixels[10][12]), .red_LED(RedPixels[10][12]), .gameover(gameover[2]));
    frog_LED f1013(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[10][14]), .
NR(GrnPixels[10][12]), .ND(GrnPixels[11][13]), .NU(1'b0), .L(L), .R(R), .D(D), .U(U), .
green_LED(GrnPixels[10][13]), .red_LED(RedPixels[10][13]), .gameover(gameover[3]));
    frog_LED f1014(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[10][15]), .
NR(GrnPixels[10][13]), .ND(GrnPixels[11][14]), .NU(1'b0), .L(L), .R(R), .D(D), .U(U), .
green_LED(GrnPixels[10][14]), .red_LED(RedPixels[10][14]), .gameover(gameover[4]));
    frog_LED f1015(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[10][10]), .
          pressing up
55
56
57
58
59
                  frog_LED f1015(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[10][10]), .
60
```

```
 \label{eq:npixels} $$ NR(GrnPixels[10][14]), .ND(GrnPixels[11][15]), .NU(1'b0), .L(L), .R(R), .D(D), .U(U), .green\_LED(GrnPixels[10][15]), .red\_LED(RedPixels[10][15]), .gameover(gameover[5])); 
             61
62
63
65
               .U(U), .green_LED(GrnPixels[11][14]), .red_LED(RedPixels[11][14]), .gameover(gameover[10])); frog_LED f1115(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[11][10]), .NR(GrnPixels[11][14]), .ND(GrnPixels[12][15]), .NU(GrnPixels[10][15]), .L(L), .R(R), .D(D), .U(U), .green_LED(GrnPixels[11][15]), .red_LED(RedPixels[11][15]), .gameover(gameover[11]));
67
68
                         frog\_LED\_start \ f1515(.clk(clk[whichClock]), .reset(reset\_playfield), .NL(GrnPixels[15][10], .NR(GrnPixels[15][14]), .ND(1'b0), .NU(GrnPixels[14][15] || GrnPixels[15][15]), .L(L), . \\ 
               R(R), D(D), U(U), green\_LED(GrnPixels[15][15]), red\_LED(RedPixels[15][15]), gameover(gameover[12]));
              frog_LED f1514(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[15][15]), .
NR(GrnPixels[15][13]), .ND(1'b0), .NU(GrnPixels[14][14] || GrnPixels[15][14]), .L(L), .R(R), .D(D), .U(U), .green_LED(GrnPixels[15][14]), .red_LED(RedPixels[15][14]), .gameover(
70
71
                        frog_LED f1513(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[15][14]),
              NR(GrnPixels[15][12]), .ND(1'b0), .NU(GrnPixels[14][13] || GrnPixels[15][13]), .L(L), .Ŕ(R), .D(D), .U(U), .green_LED(GrnPixels[15][13]), .red_LED(RedPixels[15][13]), .gameover(
               gameover[14]))
72
                        frog_LED f1512(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[15][13])
               NR(GrnPixels[15][11]), .ND(1'b0), .NU(GrnPixels[14][12] \mid GrnPixels[15][12]), .L(L), .R(R),
                   .D(D), .U(U), .green_LED(GrnPixels[<mark>15</mark>][<mark>12</mark>]), .red_LED(RedPixels[<mark>15</mark>][<mark>12</mark>]), .gameover(
              frog_LED f1511(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[15][12]), .
NR(GrnPixels[15][10]), .ND(1'b0), .NU(GrnPixels[14][11] || GrnPixels[15][11]), .L(L), .R(R), .D(D), .U(U), .green_LED(GrnPixels[15][11]), .red_LED(RedPixels[15][11]), .gameover(
gameover[16]));
73
74
                        frog_LED f1510(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[15][11]),
               NR(GrnPixels[15][15]), .ND(1'b0), .NU(GrnPixels[14][10] | GrnPixels[15][10]), .L(L), .R(R),
                  .D(D), .U(U), .green_LED(GrnPixels[15][10]), .red_LED(RedPixels[15][10]), .gameover(
               qameover[17]);
              frog_LED f1415(.c]k(c]k[whichClock]), .reset(reset_playfield), .NL(GrnPixels[14][10]), .
NR(GrnPixels[14][14]), .ND(GrnPixels[15][15]), .NU(GrnPixels[13][15]), .L(L), .R(R), .D(D),
.U(U), .green_LED(GrnPixels[14][15]), .red_LED(RedPixels[14][15]), .gameover(gameover[18]));
  frog_LED f1414(.c]k(c]k[whichClock]), .reset(reset_playfield), .NL(GrnPixels[14][15]), .
NR(GrnPixels[14][13]), .ND(GrnPixels[15][14]), .NU(GrnPixels[13][14]), .L(L), .R(R), .D(D),
.U(U), .green_LED(GrnPixels[14][14]), .red_LED(RedPixels[14][14]), .gameover(gameover[19]));
  frog_LED f1413(.c]k(c]k[whichClock]), .reset(reset_playfield), .NL(GrnPixels[14][14]), .
NR(GrnPixels[14][12]), .ND(GrnPixels[15][13]), .NU(GrnPixels[13][13]), .L(L), .R(R), .D(D),
.U(U), .green_LED(GrnPixels[14][13]), .red_LED(RedPixels[14][13]), .gameover(gameover[20]));
  frog_LED f1412(.c]k(c]k[whichClock]), .reset(reset_playfield), .NL(GrnPixels[14][13]), .
77
78
              .U(U), .green_LED(GrnPixels[14][13]), .red_LED(RedPixels[14][13]), .gameover(gameover[20])); frog_LED f1412(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[14][13]), . NR(GrnPixels[14][11]), .ND(GrnPixels[15][12]), .NU(GrnPixels[13][12]), .L(L), .R(R), .D(D), .U(U), .green_LED(GrnPixels[14][12]), .red_LED(RedPixels[14][12]), .gameover(gameover[21])); frog_LED f1411(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[14][12]), . NR(GrnPixels[14][10]), .ND(GrnPixels[15][11]), .NU(GrnPixels[13][11]), .L(L), .R(R), .D(D), .U(U), .green_LED(GrnPixels[14][11]), .red_LED(RedPixels[14][11]), .gameover(gameover[22])); frog_LED f1410(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[14][11]), . NR(GrnPixels[14][15]), .ND(GrnPixels[15][10]), .NU(GrnPixels[13][10]), .L(L), .R(R), .D(D), .U(U), .green_LED(GrnPixels[14][10]), .red_LED(RedPixels[14][10]), .gameover(gameover[23]));
79
80
81
             frog_LED f1315(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[13][10]), .
NR(GrnPixels[13][14]), .ND(GrnPixels[14][15]), .NU(GrnPixels[12][15]), .L(L), .R(R), .D(D), .U(U), .green_LED(GrnPixels[13][15]), .red_LED(RedPixels[13][15]), .gameover(gameover[24]));    frog_LED f1314(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[13][15]), .
NR(GrnPixels[13][13]), .ND(GrnPixels[14][14]), .NU(GrnPixels[12][14]), .L(L), .R(R), .D(D), .U(U), .green_LED(GrnPixels[13][14]), .red_LED(RedPixels[13][14]), .gameover(gameover[25]));    frog_LED f1313(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[13][14]), .
NR(GrnPixels[13][12]), .ND(GrnPixels[14][13]), .NU(GrnPixels[12][13]), .L(L), .R(R), .D(D), .U(U), .green_LED(GrnPixels[13][13]), .red_LED(RedPixels[13][13]), .gameover(gameover[26]));    frog_LED f1312(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[13][13]), .
84
85
86
```

Project: DE1\_SoC

```
NR(GrnPixels[13][11]), .ND(GrnPixels[14][12]), .NU(GrnPixels[12][12]), .L(L), .R(R), .D(D), .U(U), .green_LED(GrnPixels[13][12]), .red_LED(RedPixels[13][12]), .gameover(gameover[27])); frog_LED f1311(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[13][12]), .NR(GrnPixels[13][10]), .ND(GrnPixels[14][11]), .NU(GrnPixels[12][11]), .L(L), .R(R), .D(D), ...
 87
          .U(U), .green_LED(GrnPixels[13][11]), .red_LED(RedPixels[13][11]), .gameover(gameover[28])); frog_LED f1310(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[13][11]), .NR(GrnPixels[13][15]), .ND(GrnPixels[14][10]), .NU(GrnPixels[12][10]), .L(L), .R(R), .D(D), .U(U), .green_LED(GrnPixels[13][10]), .red_LED(RedPixels[13][10]), .gameover(gameover[29]));
 88
         90
 91
 92
         NR(GrnPixels[12][12]), .ND(GrnPixels[13][13]), .NU(GrnPixels[11][13]), .L(L), .R(R), .D(D),
.U(U), .green_LED(GrnPixels[12][13]), .red_LED(RedPixels[12][13]), .gameover(gameover[32]));
  frog_LED f1212(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[12][13]), .
NR(GrnPixels[12][11]), .ND(GrnPixels[13][12]), .NU(GrnPixels[11][12]), .L(L), .R(R), .D(D),
.U(U), .green_LED(GrnPixels[12][12]), .red_LED(RedPixels[12][12]), .gameover(gameover[33]));
  frog_LED f1211(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[12][12]), .
NR(GrnPixels[12][10]), .ND(GrnPixels[13][11]), .NU(GrnPixels[11][11]), .L(L), .R(R), .D(D),
.U(U), .green_LED(GrnPixels[12][11]), .red_LED(RedPixels[12][11]), .gameover(gameover[34]));
  frog_LED f1210(.clk(clk[whichClock]), .reset(reset_playfield), .NL(GrnPixels[12][11]), .
NR(GrnPixels[12][15]), .ND(GrnPixels[13][10]), .NU(GrnPixels[11][10]), .L(L), .R(R), .D(D),
.U(U), .green_LED(GrnPixels[12][10]), .red_LED(RedPixels[12][10]), .gameover(gameover[35]));
 95
 96
                // Initializes the logic to randomize the car movement
 97
 98
                logic random1, random2, random3, frogger_car1, frogger_car2, frogger_car3;
 99
               logic [9:0] random_cross1, random_cross2, random_cross3;
100
101
               // Uses a seeded_LFSR to ensure that the cars spawn randomly
               seeded_LFSR random_move1(.clk(clk[crossyClock - difficulty]), .reset(reset), .out(
102
          random_cross1), .seed(10'b0000000000));
               seeded_LFSR random_move2(.clk(clk[crossyClock - difficulty]), .reset(reset), .out(
103
          random_cross2), .seed(10'b0000011111));
seeded_LFSR random_move3(.clk[crossyClock - difficulty]), .reset(reset), .out(
104
          random_cross3), .seed(10'b0101010101));
105
106
                // Uses a comparator to turn the 10 bit number from the LFSR into a singular output
107
               comparator rand1(.inputA(random_cross1), .inputB(10'b0111111111), .A_greater_B(random1),
           comparator rand2(.inputA(random_cross2), .inputB(10'b0111111111), .A_greater_B(random2),
108
          .clk(clk[crossyClock - difficulty]), .reset(reset));
   comparator rand3(.inputA(random_cross3), .inputB(10'b0111111111), .A_greater_B(random3),
109
          .clk(clk[crossyClock - difficulty]), .reset(reset));
110
111
               // Ensures that the car only spawns once if the output from comparator is true for
          multiple clock cycles
112
               user_input car_move1(.clk(clk[crossyClock - difficulty]), .reset(reset), .button(random1
          user_input car_move2(.clk(clk[crossyClock - difficulty]), .reset(reset), .button(random2), .out(frogger_car2));
113
114
               user_input car_move3(.clk(clk[crossyClock - difficulty]), .reset(reset), .button(random3
          ), .out(frogger_car3));
115
               // Initializes the logic for the cars. Each car moves to the right every clock cycle until
// it reaches the edge and disappears. Uses the LFSR to randomly determine when the
116
117
               // cars spawn. The cars are represented by red LEDs. They spawn on the 2nd, 4th, and 5th
118
119
               crossy_road c1415(.clk(clk[crossyClock - difficulty]), .reset(reset_playfield), .NL(
          frogger_car1), .red_LED(RedPixels[14][15]));
  crossy_road c1414(.clk(clk[crossyClock - difficulty]), .reset(reset_playfield), .NL(
120
          RedPixels [14][15]), red_LED(RedPixels [14][14]));
crossy_road c1413(.clk(clk[crossyClock - difficulty]), reset(reset_playfield), .NL(
RedPixels [14][14]), red_LED(RedPixels [14][13]));
crossy_road c1412(.clk(clk[crossyClock - difficulty]), reset(reset_playfield), .NL(
RedPixels [14][13]), red_LED(RedPixels [14][12]));
121
122
123
               crossy_road c1411(.clk(clk[crossyClock - difficulty]), .reset(reset_playfield), .NL(
               Pixels[14][12]), .red_LED(RedPixels[14][11])); crossy_road c1410(.clk(clk[crossyClock - difficulty]), .reset(reset_playfield), .NL(
          RedPixels [14] [12]),
124
          RedPixels[14][11]), .red_LED(RedPixels[14][10]));
126
               crossy_road c1215(.clk(clk[crossyClock - difficulty]), .reset(reset_playfield), .NL(
127
```

```
frogger_car2), .red_LED(RedPixels[12][15]));
    crossy_road c1214(.clk(clk[crossyClock - difficulty]), .reset(reset_playfield), .NL(
128
       RedPixels[12][15]), .red_LED(RedPixels[12][14]));
    crossy_road c1213(.clk(clk[crossyClock - difficulty]), .reset(reset_playfield), .NL(
129
       RedPixels[12][14]), .red_LED(RedPixels[12][13]));
crossy_road c1212(.clk(clk[crossyClock - difficulty]), .reset(reset_playfield), .NL(
RedPixels[12][13]), .red_LED(RedPixels[12][12]));
crossy_road c1211(.cll(cll(fareaset][12][12]));
130
           crossy_road c1211(.clk(clk[crossyClock - difficulty]), .reset(reset_playfield), .NL(
131
       RedPixels[12][12]), .red_LED(RedPixels[12][11]))
           crossy_road c1210(.clk(clk[crossyClock - difficulty]), .reset(reset_playfield), .NL(
132
       RedPixels[12][11]), red_LED(RedPixels[12][10]));
133
134
135
           crossy_road c1015(.clk(clk[crossyClock - difficulty]), .reset(reset_playfield), .NL(
       frogger_car3), red_LED(RedPixels[10][15]));
           crossy_road c1014(.clk(clk[crossyClock - difficulty]), .reset(reset_playfield), .NL(
136
       RedPixels[10][15]), .red_LED(RedPixels[10][14]))
           crossy_road c1013(.clk(clk[crossyClock - difficulty]), .reset(reset_playfield), .NL(
137
           Pixels[10][14]), .red_LED(RedPixels[10][13]));
crossy_road_c1012(.clk(clk[crossyClock_-_difficulty]), .reset(reset_playfield), .NL(
       RedPixels[10][14]),
138
       RedPixels[10][13]), .red_LED(RedPixels[10][12]))
           crossy_road c1011(.clk(clk[crossyClock - difficulty]), .reset(reset_playfield), .NL(
139
       RedPixels[10][12]), .red_LED(RedPixels[10][11]));
    crossy_road c1010(.clk(clk[crossyClock - difficulty]), .reset(reset_playfield), .NL(
140
       RedPixels [10] [11]), .red_LED (RedPixels [10] [10]));
141
142
143
144
           victory v0(.clk(clk[whichClock]), .reset(reset),.TopLED(GrnPixels[10][10] || GrnPixels[10]
       ][11] || GrnPixels[10][12] || GrnPixels[10][13] || GrnPixels[10][14] || GrnPixels[10][15]),
       .UpKey(U), .DownKey(D), .gameover(|gameover), .win(win), .lose(lose), .reset_playfield(reset_playfield), .difficulty(difficulty));
145
146
       endmodule
147
148
       // This testbench verifies the behavior of the DE1_SoC module, ensuring that the
149
       // module instantiates a board that can run a game of Frogger, randomize the car movement,
       and so on.
150
       // The parameters whichClock and crossyClock must be set to zero for this testbench to
       function, and the LED
       // Driver must not be initialized.
151
       module DE1_SoC_testbench();
152
153
           logic CLOCK_50;
154
           logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
155
                  [35:0] GPIO_1;
[9:0] LEDR;
[3:0] KEY;
           logic
156
           logic
157
           logic
158
           logic [9:0] SW;
159
160
161
           DE1_SOC dut(CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, LEDR, GPIO_1, SW);
162
163
164
           parameter clock_period = 100;
165
166
            // toggle CLOCK_50 every half cycle
167
           initial begin
168
              CLOCK_50 \ll 0;
              forever #(clock_period /2) CLOCK_50 <= ~CLOCK_50;</pre>
169
170
171
172
173
           initial begin
              KEY[0] \stackrel{\cdot}{<} = 0; KEY[1] <= 0; KEY[2] <= 0; KEY[3] <= 0; SW[9] <= 0; @(posedge\ CLOCK_50);
174
       // Sets all relevant variables to 0.
175
176
              SW[9] \leftarrow 1; @(posedge CLOCK_50);
177
              SW[9] <= 0; @(posedge CLOCK_50); //Toggle reset
178
179
              repeat(20) @(posedge CLOCK_50); //Tests the car functionality
              KEY[2] \leftarrow 1; KEY[1] \leftarrow 1; repeat(10) @(posedge CLOCK_50); // Tests that opposite keys
180
       do not move the frog

KEY[2] <= 0; KEY[1] <= 0; repeat(10) @(posedge CLOCK_50);

KEY[0] <= 1; KEY[3] <= 1; repeat(10) @(posedge CLOCK_50);
181
182
183
              KEY[0] \leftarrow 0; KEY[3] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
184
```

```
185
186
                    KEY[0] <= 1; repeat(10) @(posedge CLOCK_50); // Tests that each of the movement keys</pre>
187
                    KEY[0] <= 0; repeat(10)@(posedge CLOCK_50);</pre>
                               <= 1; repeat (10)@(posedge CLOCK_50);
188
                    KEY[1]
                    KEY[1] <= 0; repeat(10)@(posedge CLOCK_50);
KEY[2] <= 1; repeat(10)@(posedge CLOCK_50);
KEY[2] <= 0; repeat(10)@(posedge CLOCK_50);
KEY[3] <= 1; repeat(10)@(posedge CLOCK_50);</pre>
189
190
191
192
                    KEY[3] \leftarrow 0; repeat(10)@(posedge CLOCK_50);
193
194
                    KEY[3] <= 1; repeat(10)@(posedge CLOCK_50); // Frog moves and wins
KEY[3] <= 0; repeat(10)@(posedge CLOCK_50);
KEY[3] <= 1; repeat(10)@(posedge CLOCK_50);
KEY[3] <= 0; repeat(10)@(posedge CLOCK_50);</pre>
195
196
197
198
                    KEY[2] \leftarrow 1; repeat (10)@(posedge\ CLOCK_50)
199
                   KEY[2] <= 1; repeat(10)@(posedge CLOCK_50);
KEY[2] <= 0; repeat(10)@(posedge CLOCK_50);
KEY[2] <= 0; repeat(10)@(posedge CLOCK_50);
KEY[2] <= 1; repeat(10)@(posedge CLOCK_50);
KEY[2] <= 0; repeat(10)@(posedge CLOCK_50);
KEY[2] <= 1; repeat(10)@(posedge CLOCK_50);
KEY[2] <= 0; repeat(10)@(posedge CLOCK_50);
KEY[2] <= 0; repeat(10)@(posedge CLOCK_50);</pre>
200
201
202
203
204
205
206
                    KEY[2] <= 1; repeat(10)@(posedge CLOCK_50);</pre>
207
                    KEY[2] <= 0; repeat(10)@(posedge CLOCK_50);
KEY[2] <= 1; repeat(10)@(posedge CLOCK_50);
KEY[2] <= 0; repeat(10)@(posedge CLOCK_50);</pre>
208
209
210
211
212
                    // Random moves to ensure everything works
213
                    KEY[2] <= 1; repeat(10) @(posedge CLOCK_50);</pre>
214
                    KEY[2] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
215
                    KEY[0] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[0] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
216
217
218
219
                    KEY[3] \leftarrow 1; repeat(10) @(posedge CLOCK_50);
                    KEY[3] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
220
221
                    KEY[1] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[1] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
222
223
224
225
                    KEY[0] <= 1; repeat(10) @(posedge CLOCK_50);</pre>
226
                    KEY[0] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
227
                    KEY[2] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[2] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
228
229
230
231
                    KEY[3] <= 1; repeat(10) @(posedge CLOCK_50);</pre>
232
                    KEY[3] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
233
                    KEY[1] \leftarrow 1; repeat(10) @(posedge CLOCK_50);
234
235
                    KEY[1] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
236
                    KEY[2] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[2] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
237
238
239
                    KEY[0] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[0] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
240
241
242
                    KEY[1] <= 1; repeat(10) @(posedge CLOCK_50);</pre>
243
                    KEY[1] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
244
245
246
                    KEY[3] <= 1; repeat(10) @(posedge CLOCK_50);</pre>
247
                    KEY[3] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
248
                    KEY[0] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[0] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
249
250
251
252
                    KEY[2] \leftarrow 1; repeat(10) @(posedge CLOCK_50);
                    KEY[2] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
253
254
                    KEY[1] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[1] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
255
256
257
258
                    KEY[3] <= 1; repeat(10) @(posedge CLOCK_50);</pre>
259
                    KEY[3] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
```

Project: DE1\_SoC

```
261
                 KEY[1] \leftarrow 1; repeat(10) @(posedge CLOCK_50);
262
                 KEY[1] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
263
                 KEY[0] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[0] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
264
265
266
                 KEY[2] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[2] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
267
268
269
                 KEY[3] \leftarrow 1; repeat(10) @(posedge CLOCK_50);
270
271
272
273
                 KEY[3] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
                 KEY[2] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[2] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
274
275
276
                 KEY[0] \leftarrow 1; repeat(10) @(posedge CLOCK_50);
277
                 KEY[0] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
278
279
                 KEY[3] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[3] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
280
281
                 KEY[1] <= 1; repeat(10) @(posedge CLOCK_50);</pre>
282
283
                 KEY[1] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
284
                 KEY[0] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[0] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
285
286
287
                 KEY[2] \leftarrow 1; repeat(10) @(posedge CLOCK_50);
288
289
                 KEY[2] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
290
                 KEY[3] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[3] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
291
292
293
294
                 KEY[1] \leftarrow 1; repeat(10) @(posedge CLOCK_50);
295
                 KEY[1] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
296
                 KEY[2] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[2] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
297
298
299
300
                 KEY[0] \leftarrow 1; repeat(10) @(posedge CLOCK_50);
301
                 KEY[0] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
302
                 KEY[1] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[1] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
303
304
305
306
                 KEY[3] <= 1; repeat(10) @(posedge CLOCK_50);</pre>
307
                 KEY[3] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
308
                 KEY[0] <= 1; repeat(10) @(posedge CLOCK_50);</pre>
309
310
                 KEY[0] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
311
312
                 KEY[2] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[2] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
313
314
315
                 KEY[1] \leftarrow 1; repeat(10) @(posedge CLOCK_50);
316
                 KEY[1] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
317
                 KEY[3] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[3] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
318
319
320
321
                 KEY[1] <= 1; repeat(10) @(posedge CLOCK_50);</pre>
322
                 KEY[1] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
323
324
                 KEY[0] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[0] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
325
326
327
                 KEY[2] <= 1; repeat(10) @(posedge CLOCK_50);</pre>
328
                 KEY[2] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
329
                 KEY[3] <= 1; repeat(10) @(posedge CLOCK_50);
KEY[3] <= 0; repeat(10) @(posedge CLOCK_50);</pre>
330
331
332
333
                 KEY[3] \leftarrow 1; repeat(10) @(posedge CLOCK_50);
334
                 KEY[3] \leftarrow 0; repeat(10) @(posedge CLOCK_50);
335
```

346

```
// Morris Huang, Hudson Wong
      // 06/04/2025
 2
 3
      // EE 271
 4
      // Victory Module
 5
      // This module determines when the player wins by reaching the top of the field or // loses when it collides with a car. In either case, it resets the playfield.
 6
      module victory (clk, reset, UpKey, DownKey, win, lose, reset_playfield, gameover, TopLED,
8
      difficulty);
9
           input logic clk, reset, UpKey, DownKey, gameover, TopLED;
10
           output logic win, lose;
           output logic reset_playfield;
output logic [2:0] difficulty;
11
12
13
14
           assign win = (TopLED & UpKey & ~DownKey);
15
           assign lose = gameover;
           three_bit_counter (.clk(clk), .reset(reset), .in(win), .out(difficulty));
16
17
18
          // Manage reset_playfield signal. If the player wins or loses or if the reset switch is
      toggled,
19
          // it resets the field to its default state.
20
           always_ff @(posedge clk) begin
21
                if (reset)
22
                     reset_playfield <= 1;
23
24
                else if (win || lose)
                     reset_playfield <= 1;</pre>
25
26
                     reset_playfield <= 0;</pre>
27
           end
28
      endmodule
29
30
            This testbench verifies the logic of the victory module
            It provides a clock signal and the inputs and tests whether it
31
      ^{\prime\prime}// correctly displays the win and lose conditions as well as increment the difficulty.
32
33
      module victory_testbench();
34
35
           logic clk, reset, UpKey, DownKey, gameover, TopLED, win, lose, reset_playfield;
36
37
           logic [2:0] difficulty;
38
           // Instantuate Device under test
39
           victory dut(clk, reset, UpKey, DownKey, win, lose, reset_playfield, gameover, TopLED,
      difficulty);
40
41
            parameter clock_period = 100;
42
43
             // Runs every 100/2 picoseconds for each clock cycle
             initial begin
44
45
                 clk \ll 0;
46
                 forever #(clock_period /2) clk <= ~clk;</pre>
47
48
             end
49
50
             initial begin
51
52
             reset \leftarrow 1; UpKey \leftarrow 0; DownKey \leftarrow 0; TopLED \leftarrow 0; gameover \leftarrow 0; @(posedge clk);
53
54
55
56
57
             reset <= 0; @(posedge clk);
              // Test winning conditions and difficulty logic
             UpKey \leftarrow 1; DownKey \leftarrow 0; TopLED \leftarrow 1; @(posedge clk);
                                               TopLED \leftarrow 0;
                                                                             @(posedge clk);
58
59
             UpKey \leftarrow 1; DownKey \leftarrow 0; TopLED \leftarrow 1; @(posedge clk);
60
                                               TopLED \leftarrow 0;
                                                                             @(posedge clk);
             UpKey \leftarrow 1; DownKey \leftarrow 0; TopLED \leftarrow 1; @(posedge clk); TopLED \leftarrow 0; @(posedge clk)
61
62
                                                                             @(posedge clk);
63
                                               @(posedge clk);
64
65
66
             // Test losing conditions
67
             UpKey \leftarrow 1; DownKey \leftarrow 0; gameover\leftarrow1; @(posedge clk);
68
69
70
             // Test regular in game condition
             UpKey <= 0; DownKey <= 0; TopLED <= 1; gameover <= 0; @(posedge clk); UpKey <= 0; DownKey <= 0; TopLED <= 0; gameover <= 0; @(posedge clk);
71
72
73
```

74 end 75 76 endmodule 77 78 79 80 81 82

```
// Morris Huang, Hudson Wong
       // 05/22/2025
       // EE 271
       // Lab 6 10-bit LFSR
 5
       // The LFSR module implements a 10-bit Linear Feedback Shift Register (LFSR)
// using XNOR feedback logic. It shifts right on every clock cycle and
// inserts a new bit into the MSB (bit 9) calculated as the XNOR of
 6
7
 8
             bit O and bit 3. When reset, it goes to a predetermined seed that is passed in
10
      module seeded_LFSR(clk, reset, out, seed);
           input logic clk, reset;
input logic [9:0] seed;
output logic [9:0] out;
11
12
13
14
             // LFSR logic triggered on the rising edge of the clock
15
           always_ff @(posedge clk)
16
17
               begin
18
                   if(reset)
19
                   out<=seed;
20
                   else
21
                       begin
                       // Perform right shift on the entire register
22
23
24
25
26
27
                       out \leq out>>1;
                       // Insert feedback bit at MSB (bit 9) using XNOR of bits 0 and 3 or
                        \frac{7}{7} bits 7 and 10.
                       out[9] \leftarrow (out[0] \land out[3]);
                   end
28
               end
29
30
           endmodule
31
32
             This testbench verifies the shift and xnor logic of the LFSR.
33
             It provides a clock signal and applies a synchronous reset, then allows the LFSR to run for 1024 clock cycles to observe its output.
34
35
      module seeded_LFSR_testbench();
36
37
           logic CLOCK_50;
           logic reset;
38
39
           logic [9:0] out, seed;
40
           // Instantiate the LFSR module DUT
41
           seeded_LFSR dut(CLOCK_50, reset, out, seed);
42
43
           parameter clock_period = 100;
44
45
           // toggle CLOCK_50 every half cycle
initial begin
46
47
                   CLOCK_50 \ll 0;
48
                   forever #(clock_period /2) CLOCK_50 <= ~CLOCK_50;</pre>
49
50
               end
51
52
53
54
55
           // apply reset and then run the LFSR
initial begin
               seed <= 10'b000000000;
                // Apply reset for one clock cycle
56
               reset <= 1; @(posedge CLOCK_50);
57
               reset <= 0; @(posedge CLOCK_50);</pre>
58
59
               // Let the LFSR run for 1024 clock cycles
repeat(1024) @(posedge CLOCK_50);
60
61
               seed <= 10'b0100011100; // Test different seeds</pre>
62
                // Apply reset for one clock cycle
               reset <= 1; @(posedge CLOCK_50);
reset <= 0; @(posedge CLOCK_50);
// Let the LFSR run for 1024 clock cycles</pre>
63
64
65
               repeat(20) @(posedge CLOCK_50);
66
67
68
               seed <= 10'b0110011101; // Test different seeds</pre>
69
                // Apply reset for one clock cycle
               reset <= 1; @(posedge CLOCK_50);
reset <= 0; @(posedge CLOCK_50);
// Let the LFSR run for 1024 clock cycles</pre>
70
71
72
73
               repeat(20) @(posedge CLOCK_50);
75
               $stop;
76
               end
```

77 78 endmodule 79

\$stop;

end

endmodule

66

67 68 69

70

71 72

73

```
// Morris Huang, Hudson Wong
         // 06/05/2025
 3
         // EE 271
 4
         // Lab 6 frog_LED_start
 5
            / This module represents the starting point for the frogger player using an FSM
/ On reset, it automatically turns on, then it allows the player to move the LED around.
/ Only one LED is lit at a time. If both the green LED and red LED are lit at the same time,
 6
7
 8
         // it shows a game over.
        module frog_LED_start (clk, reset, NL, NR, ND, NU, L, R, D, U, green_LED, red_LED, gameover);
10
11
              // Initializes the logic. NL represents the LED to the left, NR is the LED to the right,
12
               // ND is the bottom LED, and NU is the top LED.
              // L, R, D, and U represent the player movements
input logic clk, reset, NL, NR, ND, NU, L, R, D, U, red_LED;
13
14
              output logic gameover, green_LED;
15
16
17
              // Initializes FSM logic.
18
              enum {S0, S1} ps, ns;
19
20
               // This is the logic for the FSM. If the adjacent LED is lit and the corresponding input
21
               // is true, the LED turns green. If it is lit, having the corresponding input turn on
22
              // will turn the LED off.
23
              always_comb begin
24
                    case (ps)
25
                         S0: if ((NL&R&\sim L) \mid | (NR&L&\sim R) \mid | (NU&D&\sim U) \mid | (ND&U&\sim D)) ns = S1;
26
                                                                                                      else ns = s0;
27
                         S1: if ((R \& -L \& -NL) || (L \& -R \& -NR) || (U \& -D \& -ND) || (D \& -U \& -NU)) ns =
         s0:
28
                                                                                                else ns = S1;
29
                    endcase
30
              end
31
32
              // Assigns the state of the LED and whether the game is over.
33
              assign green_LED = (ps == S1);
34
              assign gameover = green_LED & red_LED;
35
36
              // On reset, turns on the starting LED.
37
              always_ff @(posedge clk) begin
38
                    if (reset)
39
                         ps <= S1;
40
                    else
41
                         ps <= ns;
42
              end
43
44
         endmodule
45
46
                 This testbench verifies the logic of the frog_LED_start module.
47
                 It provides a clock signal and applies a synchronous reset, then
48
                 allows the frog_LED_start module to run under different conditions to test whether it
         lights up and turns off appropriately.
49
        module frog_LED__start_testbench();
               logic CLOCK_50, reset, NL, NR, ND, NU, L, R, D, U, green_LED, red_LED, gameover; //
50
         Initializes the logic
51
52
              frog_LED_start dut(CLOCK_50, reset, NL, NR, ND, NU, L, R, D, U, green_LED, red_LED,
         gameover); // Instantiates the module
53
54
              parameter clock_period = 100;
55
56
                // toggle CLOCK_50 every half cycle
              initial begin
57
58
                    CLOCK_50 <= 0;
59
                    forever #(clock_period /2) CLOCK_50 <= ~CLOCK_50;</pre>
60
61
62
              initial begin
                    reset <= 1; @(posedge CLOCK_50); // Tests the reset turns on the green LED.
63
                    reset <= 0; @(posedge CLOCK_50);
64
65
                   R \ll 1; @(posedge CLOCK_50); // Turns the LED off.
66
67
                    R \le 0; @(posedge CLOCK_50);
68
                    NL <= 0; NR <= 0; ND <= 0; NU <= 0; L <= 0; R <= 0; D <= 0; U <= 0; P <= 0; 
69
         Initializes all logic to 0.
70
71
                   ND \leq 1; U \leq 1; @(posedge CLOCK_50); // Bottom LED is lit, and the up button is
```

```
pressed.
                    ND <= 0; U <= 0; @(posedge CLOCK_50); // The green_LED should be lit currently.
 72
 73
 74
                    U \le 1; D \le 1; @(posedge CLOCK_50); // Tests that LED will not turn off with
          conflicting buttons
                   U <= 0; D <= 0; @(posedge CLOCK_50);

R <= 1; L <= 1; @(posedge CLOCK_50);

R <= 0; L <= 0; @(posedge CLOCK_50);

U <= 1; D <= 1; R <= 1; L <= 1; @(posedge CLOCK_50);

U <= 0; D <= 0; R <= 0; L <= 0; @(posedge CLOCK_50);
 75
 76
77
 78
79
 80
                   U <= 1; @(posedge CLOCK_50); // With one button press, the LED will turn off. U <= 0; @(posedge CLOCK_50); NR <= 1; L <= 1; @(posedge CLOCK_50); // turn LED back on NR <= 0; L <= 0; @(posedge CLOCK_50);
 81
82
 83
 84
 85
                   86
 87
 88
 89
 90
 91
                    L <= 1; @(posedge CLOCK_50); // Should turn off
                   L <= 0; @(posedge CLOCK_50);

NU <= 1; D <= 1; @(posedge CLOCK_50); // turn LED back on

NU <= 0; D <= 0; @(posedge CLOCK_50);
 92
 93
 94
 95
                   D <= 1; @(posedge CLOCK_50); // Should turn off D <= 0; @(posedge CLOCK_50); ND <= 1; U <= 1; @(posedge CLOCK_50); // turn LED back on ND <= 0; U <= 0; @(posedge CLOCK_50);
 96
 97
 98
 99
100
101
                    red_LED <= 1; @(posedge CLOCK_50); // Test gameover condition</pre>
102
103
                    $stop;
104
               end
105
          endmodule
106
```

```
// Morris Huang, Hudson Wong
      // 06/05/2025
      // EE 271
      // Lab 6 frog_LED_start
 5
        This module represents the normal LEDs for the frogger player using an FSM On reset, it automatically turns off, then it allows the player to move the LED around.
6
7
8
      // it shows a game over.
10
     module frog_LED (clk, reset, NL, NR, ND, NU, L, R, D, U, green_LED, red_LED, gameover);
11
12
          // Initializes the logic. NL represents the LED to the left, NR is the LED to the right,
13
         // ND is the bottom LED, and NU is the top LED.
         // L, R, D, and U represent the player movements input logic clk, reset, NL, NR, ND, NU, L, R, D, U, red_LED;
14
15
16
         output logic green_LED, gameover;
17
18
         // Initializes FSM logic.
19
         enum {S0, S1} ps, ns;
20
21
          // This is the logic for the FSM. If the adjacent LED is lit and the corresponding input
22
         // is true, the LED turns green. If it is lit, having the corresponding input turn on
23
         // will turn the LED off.
24
         always_comb begin
25
             case (ps)
26
                S0: if ((NL&R&\sim L) \mid | (NR&L\&\sim R) \mid | (NU&D&\sim U) \mid | (ND&U&\sim D)) ns = S1;
27
                                                                    else ns = s0;
28
                S1: if ((R \& -L \& -NL) || (L \& -R \& -NR) || (U \& -D \& -ND) || (D \& -U \& -NU)) ns =
      s0;
29
                                                                else ns = S1;
30
             endcase
31
32
         end
33
         // Assigns the state of the LED
34
         assign green_LED = (ps == S1);
35
         assign gameover = (ps == S1) & red_LED;
36
37
         // On reset, turns off the LED.
always_ff @(posedge clk) begin
  if (reset)
38
39
40
41
                ps \ll s0;
42
             else
43
                ps \ll ns;
44
         end
45
46
      endmodule
47
48
           This testbench verifies the logic of the frog_LED module.
49
           It provides a clock signal and applies a synchronous reset, then
50
           allows the frog_LED module to run under different conditions to test whether it lights
      up and turns off appropriately.
     module frog_LED_testbench();
  logic CLOCK_50, reset, NL, NR, ND, NU, L, R, D, U, green_LED, red_LED, gameover; //
52
      Initializes the logic
53
54
         frog_LED dut(CLOCK_50, reset, NL, NR, ND, NU, L, R, D, U, green_LED, red_LED, gameover);
      // Instantiates the module
56
         parameter clock_period = 100;
57
           // toggle CLOCK_50 every half cycle
58
59
          initial begin
60
             CLOCK_50 \ll 0;
61
             forever #(clock_period /2) CLOCK_50 <= ~CLOCK_50;</pre>
62
         end
63
64
         initial begin
             reset <= 1; @(posedge CLOCK_50); // Tests the reset
65
             reset <= 0; @(posedge CLOCK_50);
66
67
      NL <= \frac{0}{3}; NR <= \frac{0}{3}; ND <= \frac{0}{3}; NU <= \frac{0}{3}; L <= \frac{0}{3}; D <= \frac{0}{3}; U <= \frac{0}{3}; red_LED <= \frac{0}{3}; // Initializes all logic to 0.
68
70
             ND \leq 1; U \leq 1; @(posedge CLOCK_50); // Bottom LED is lit, and the up button is
      pressed.
```

```
ND <= 0; U <= 0; @(posedge CLOCK_50); // The green_LED should be lit currently.
 72
 73
                   U <= 1; D <= 1; @(posedge CLOCK_50); // Tests that LED will not turn off with
         conflicting buttons
 74
                   U \leftarrow 0; D \leftarrow 0; @(posedge CLOCK_50);
                  R <= 1; L <= 1; @(posedge CLOCK_50);

R <= 0; L <= 0; @(posedge CLOCK_50);

U <= 1; D <= 1; R <= 1; L <= 1; @(posedge CLOCK_50);

U <= 0; D <= 0; R <= 0; L <= 0; @(posedge CLOCK_50);
 75
 76
77
 78
79
 80
                   U \le 1; @(posedge CLOCK_50); // With one button press, the LED will turn off.
                  U <= 0; @(posedge CLOCK_50);

NR <= 1; L <= 1; @(posedge CLOCK_50); // turn LED back on

NR <= 0; L <= 0; @(posedge CLOCK_50);
 81
 82
 83
 84
 85
                   R <= 1; @(posedge CLOCK_50); // Should turn off
 86
                   R \leftarrow 0; @(posedge CLOCK_50);
 87
                   NL <= 1; R <= 1; @(posedge CLOCK_50); // turn LED back on NL <= 0; R <= 0; @(posedge CLOCK_50);
 88
 89
                   L \ll 1; @(posedge CLOCK_50); // Should turn off
 90
                  L <= 0; @(posedge CLOCK_50);

NU <= 1; D <= 1; @(posedge CLOCK_50); // turn LED back on

NU <= 0; D <= 0; @(posedge CLOCK_50);
 91
 92
 93
 94
                  D <= 1; @(posedge CLOCK_50); // Should turn off D <= 0; @(posedge CLOCK_50); ND <= 1; U <= 1; @(posedge CLOCK_50); // turn LED back on ND <= 0; U <= 0; @(posedge CLOCK_50);
 95
 96
 97
 98
 99
100
                   red_LED <= 1; @(posedge CLOCK_50); // Test gameover condition</pre>
101
102
                   $stop;
103
              end
104
         endmodule
```

```
//Acknowledgement: This driver code was provided by Prof. Scott Hauck as part of his
      // EE 271 course.
      // A driver for the 16 	imes 16 	imes 2 LED display expansion board.
 5
      // Read below for an overview of the ports.
 6
       // IMPORTANT: You do not need to necessarily modify this file. But if you do, be sure you
      know what you are doing.
 8
      // FREQDIV: (Parameter) Sets the scanning speed (how often the display cycles through rows)
 9
      //
                     The CLK input divided by 2^(FREQDIV) is the interval at which the driver
      switches rows.
      // GPIO_1: (Output) The 36-pin GPIO1 header, as on the DE1-Soc board.
10
      // RedPixels: (Input) A 16x16 array of logic items corresponding to the red pixels you'd like to have lit on the display.
11
12
         GrnPixels: (Input) A 16x16 array of logic items corresponding to the green pixels you'd
      like to have lit on the display.
13
      // EnableCount: (Input) Whether to continue moving through the rows.
14
      // CLK: (Input) The system clock.
      // RST: (Input) Resets the display driver. Required during startup before use. module LEDDriver #(parameter FREQDIV = 8) (GPIO_1, RedPixels, GrnPixels, EnableCount, CLK,
15
16
      RST);
           output logic [35:0] GPIO_1;
input logic [15:0][15:0] RedPixels ;
input logic [15:0][15:0] GrnPixels ;
17
18
19
20
           input logic EnableCount, CLK, RST;
21
22
           reg [(FREQDIV + 3):0] Counter;
23
           logic [3:0] RowSelect;
           assign RowSelect = Counter[(FREQDIV + 3):(FREQDIV + 0)];
25
26
           always_ff @(posedge CLK)
27
           begin
28
                 if(RST) Counter <= 'b0;</pre>
                 if(EnableCount) Counter <= Counter + 1'b1;</pre>
29
30
           end
31
           assign GPIO_1[35:32] = RowSelect;
assign GPIO_1[31:16] = { GrnPixels[RowSelect][0], GrnPixels[RowSelect][1], GrnPixels[
32
33
      RowSelect][2], GrnPixels[RowSelect][3], GrnPixels[RowSelect][4], GrnPixels[RowSelect][5], GrnPixels[RowSelect][6], GrnPixels[RowSelect][7], GrnPixels[RowSelect][8], GrnPixels[RowSelect][10], GrnPixels[RowSelect][11], GrnPixels[RowSelect][12],
       GrnPixels[RowSelect][13], GrnPixels[RowSelect][14], GrnPixels[RowSelect][15] };
           assign GPIO_1[15:0] = { RedPixels[RowSelect][0], RedPixels[RowSelect][1], RedPixels[
34
      RowSelect][2], RedPixels[RowSelect][3], RedPixels[RowSelect][4], RedPixels[RowSelect][5],
      RedPixels[RowSelect][6], RedPixels[RowSelect][7], RedPixels[RowSelect][8], RedPixels[RowSelect][10], RedPixels[RowSelect][11], RedPixels[RowSelect][12],
       RedPixels [RowSelect] [13], RedPixels [RowSelect] [14], RedPixels [RowSelect] [15] };
      endmodule
37
      module LEDDriver_Test();
           logic CLK, RST, EnableCount;
logic [15:0][15:0]RedPixels;
logic [15:0][15:0]GrnPixels;
38
39
40
           logic [35:0] GPIO_1;
41
42
43
           LEDDriver #(.FREQDIV(2)) Driver(.GPIO_1, .RedPixels, .GrnPixels, .EnableCount, .CLK, .
      RST);
44
45
           initial
46
           begin
47
                 CLK \ll 1'b0;
48
                 forever #50 CLK <= ~CLK;</pre>
49
           end
50
51
52
53
           initial
           begin
                EnableCount <= 1'b0;
RedPixels <= '{default:0};
GrnPixels <= '{default:0};</pre>
54
55
56
                 @(posedge CLK);
57
58
                RST <= 1; @(posedge CLK);
RST <= 0; @(posedge CLK);</pre>
59
60
                 @(posedge CLK); @(posedge CLK); @(posedge CLK);
61
62
                 GrnPixels[1][1] <= 1'b1; @(posedge CLK);</pre>
```

```
EnableCount <= 1'b1; @(posedge CLK); #1000;
RedPixels[2][2] <= 1'b1;
RedPixels[2][3] <= 1'b1;</pre>
 63
 64
 65
              GrnPixels[2][3] <= 1'b1; @(posedge CLK); #1000;
EnableCount <= 1'b0; @(posedge CLK); #1000;
GrnPixels[1][1] <= 1'b0; @(posedge CLK);
 66
 67
 68
 69
 70
 71
          end
 72
      endmodule
 73
 74
75
      module LEDDriver_TestPhysical (CLOCK_50, RST, Speed, GPIO_1);
          input logic CLOCK_50, RST;
input logic [9:0] Speed;
output logic [35:0] GPIO_1;
logic [15:0][15:0]RedPixels;
 76
 77
 78
 79
          logic [15:0][15:0]GrnPixels;
 80
          logic [31:0] Counter;
          logic EnableCount;
 81
 82
 83
          LEDDriver #(.FREQDIV(15)) Driver (.CLK(CLOCK_50), .RST, .EnableCount, .RedPixels, .
      GrnPixels, .GPIO_1);
 84
 85
                                    F E D C B A 9 8 7 6 5 4 3 2 1 0
                                  86
          assign RedPixels[00] =
 87
          assign RedPixels[01] =
                                = \{\{1,0,1,1,1,1,1,1,1,1,1,1,1,1,1,0,1\};
 88
          assign RedPixels[02]
          assign RedPixels [03] = \{1,0,1,1,0,0,0,0,0,0,0,0,0,1,1,0,1\}
 89
          assign RedPixels [04] = \{1,0,1,0,1,1,1,1,1,1,1,1,0,1,0,1,0,1\}
 90
          91
          assign RedPixels [06] = '{1,0,1,0,1,0,1,1,1,1,0,1,0,1,0,1}
assign RedPixels [07] = '{1,0,1,0,1,0,1,0,1,1,0,1,0,1,0,1}
assign RedPixels [08] = '{1,0,1,0,1,0,1,1,0,1,0,1,0,1,0,1,0,1}
 92
 93
 94
          95
          96
          97
          assign RedPixels[12] =
                                  '{1,0,1,1,0,0,0,0,0,0,0,0,1,1,0,1};
 98
                                  '{1,0,1,1,1,1,1,1,1,1,1,1,1,1,0,1};
'{1,1,0,0,0,0,0,0,0,0,0,0,0,0,1,1};
          assign RedPixels[13] = assign RedPixels[14] =
 99
100
101
          assign RedPixels[15] =
                                    102
103
          assign GrnPixels[00] =
                                  '{1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1};
          104
105
          assign GrnPixels[02] =
                                    {0,1,1,0,0,0,0,0,0,0,0,0,0,1,1,0};
                                    \{0,1,0,1,1,1,1,1,1,1,1,1,0,1,0\}
106
          assign GrnPixels[03] =
                                  107
          assign GrnPixels[04]
                                  assign GrnPixels[05]
108
                                =
                                  \{0,1,0,1,0,1,1,0,0,1,1,0,1,0,1,0,1,0\}
109
          assign GrnPixels[06] =
          assign GrnPixels [07] = [0,1,0,1,0,1,0,1,0,1,0,1,0,1,0]
110
          111
                                  assign GrnPixels[09] =
112
          assign GrnPixels[10] = assign GrnPixels[11] =
113
                                = \left[ \left\{ 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0 \right\} \right]
114
                                = \{0,1,0,1,1,1,1,1,1,1,1,1,0,1,0\};
=\{0,1,1,0,0,0,0,0,0,0,0,0,1,1,0\};
          assign GrnPixels[12]
115
          assign GrnPixels[13] =
116
117
          assign GrnPixels[14] =
118
          assign GrnPixels [15] = \{1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1\};
119
120
          always_ff @(posedge CLOCK_50)
121
          begin
122
              if(RST) Counter <= 'b0;</pre>
123
              else
124
125
                   Counter <= Counter + 1'b1;
126
                   if(Counter >= Speed)
                   begin
128
                       EnableCount <= 1'b1;</pre>
                       Counter <= 'b0:
129
130
131
                   else EnableCount <= 1'b0;</pre>
132
133
          end
134
      endmodule
```

```
// Morris Huang, Hudson Wong
        // 06/07/2025
        // EE 271
        // Lab 6 clock_divider
 5
       // Takes in a clock signal, divides the clock cycle and outputs 32
// divided clock signals of varying frequency.
// divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ...
// [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz, ...
module clock_divider (clock, divided_clocks);
 6
7
 8
10
11
12
            input logic clock;
13
            output logic [31:0] divided_clocks = 32'b0;
14
15
             // Adds 1 to the logic divided_clocks at the
16
             // positive edge of each clock cycle.
            // Given the nature of 32 bit numbers,
17
18
            // the lowest bit toggles between 1 and 0 twice as fast
            // as the next bit, the next bit toggles twice as fast
// as the next higher bit, and so on. This allows
// the clock divider to halve the frequency up to 31 times.
always_ff @(posedge clock) begin
19
20
21
22
23
                 divided_clocks <= divided_clocks + 1;</pre>
24
            end
25
26
27
        endmodule
        // Tests whether the clock divider, given an initialized
// clock, properly outputs the divided frequency signals.
28
        module clock_divider_testbench();
29
30
            logic clock;
31
32
33
            logic [31:0] divided_clocks;
            clock_divider dut (.clock(clock), .divided_clocks(divided_clocks));
34
35
             // Sets up a clock that toggles every 10 nanoseconds
36
37
            initial begin
                 clock <= 0;
38
39
                 forever #10 clock <= ~clock;</pre>
40
            end //initial
41
42
                 integer i;
43
                 initial begin
44
                 // Iterates through 2^32 clock cycles to test whether // each divided clock cycle is twice as long as the previous. // Due to processing limitations, does not test the maximum
45
46
47
                 // clock cycles.
for(i=0; i<2**32;i++) begin
48
49
50
                  @(posedge clock);
51
52
                 end // for loop
                 $stop;
            end // initial
55
        endmodule
56
```

```
// Morris Huang, Hudson Wong
        // 06/07/025
 2
       // EE 271
       // Lab 6 comparator
 5
       // Comparator takes in two inputs inputA and inputB and returns whether A is greater than B. // If it is less than or equal to B, returns 0, otherwise returns 1. module comparator(inputA, inputB, A_greater_B, clk, reset);
 6
7
 8
            input logic [9:0] inputA, inputB;
            input logic clk, reset;
10
11
            output logic A_greater_B;
12
13
            // Sequential logic to set A_greater_B
            always_ff @(posedge clk) begin if (reset)
14
15
16
                     A\_greater\_B <= 1'b0;
17
                 else
18
                     A_greater_B <= (inputA > inputB);
19
            end
20
       endmodule
21
22
        // This module tests the comparator by instantiating several test cases to make
23
       // sure that it correctly outputs when A is greater than B.
24
25
26
27
       module comparator_testbench();
            logic [9:0] inputA, inputB;
logic CLOCK_50, reset, A_greater_B;
28
29
            // Calls comparator
30
            comparator dut(inputA, inputB, A_greater_B, CLOCK_50, reset);
31
32
33
            parameter clock_period = 100;
34
              // toggle CLOCK_50 every half cycle
35
            initial begin
36
                 CLOCK_50 \ll 0;
37
                 forever #(clock_period /2) CLOCK_50 <= ~CLOCK_50;</pre>
38
39
            end
40
            initial begin
41
                   // Apply reset for one clock cycle
                 reset <= 1; @(posedge CLOCK_50);
reset <= 0; @(posedge CLOCK_50);</pre>
42
43
44
45
                 inputA <= 1000000000; inputB <= 0100000000; @(posedge CLOCK_50); // Test A > B
46
                 @(posedge CLOCK_50);
47
                 inputA \leq 0100000000; inputB \leq 0100000000; @(posedge CLOCK_50); // Test A = B
48
                 @(posedge CLOCK_50);
                 inputA <= 0100000000; inputB <= 1000000000; @(posedge CLOCK_50); // Test A < B
49
50
                 inputA <= 0000000000; inputB <= 0000000000; @(posedge CLOCK_50); // Test edge cases
                 inputA <= 1111111111; inputB <= 11111111111; @(posedge CLOCK_50);
inputA <= 0000000000; inputB <= 11111111111; @(posedge CLOCK_50);
inputA <= 11111111111; inputB <= 00000000000; @(posedge CLOCK_50); // Test A < B</pre>
51
52
53
54
55
                 inputA <= 0100001111; inputB <= 1000001100; @(posedge CLOCK_50); // Test random values
                 inputA <= 1100010100; inputB <= 100101000; @(posedge CLOCK_50);
inputA <= 0100011110; inputB <= 1001111100; @(posedge CLOCK_50);
inputA <= 0100101111; inputB</pre>
56
57
58
59
                 inputA <= 0100101111; inputB <= 1010101100; @(posedge CLOCK_50); inputA <= 0101010110; inputB <= 0101010110; @(posedge CLOCK_50); inputA <= 0100101100; inputB <= 0010100000; @(posedge CLOCK_50); inputA <= 0100101100; inputB <= 0100001111; @(posedge CLOCK_50); inputA <= 0100101100; inputB <= 0100001111; @(posedge CLOCK_50);
60
61
                 inputA <= 1100011000; inputB <= 1000100110; @(posedge CLOCK_50);
62
                 inputA <= 1111000000; inputB <= 1000000010; @(posedge CLOCK_50);</pre>
63
                 inputA <= 01000000000; inputB <= 1010110010; @(posedge CLOCK_50);
inputA <= 010111100; inputB <= 0101100101; @(posedge CLOCK_50);
inputA <= 1100111000; inputB <= 11111111100; @(posedge CLOCK_50);
inputA <= 0100110000; inputB <= 1000110000; @(posedge CLOCK_50);</pre>
64
65
66
67
68
69
70
                 $stop;
71
72
            end
       endmodule
73
74
```

```
// Morris Huang, Hudson Wong
      // 06/07/025
      // EE 271
 4
      // Lab 6 three_bit_counter
 5
      // Three_bit_counter increments a counter by 1 every time an input is true.
// It starts at 0 and goes to 7 using binary numbers and a finite state machine.
// It takes in parameters clk, reset, in, and out.
 6
 8
      // clk represents the clock cycles,
10
      // reset sets the counter back to zero,
11
      // in increments the number by one,
12
      // and out represents the current count
      module three_bit_counter (clk, reset, in, out);
  input logic clk, reset, in;
  output logic [2:0] out;
13
14
15
16
17
          // Sets the eight states 0-7
18
          enum {SO, S1, S2, S3, S4, S5, S6, S7} ps, ns; // Present state, next state
19
20
          // Sets the finite state machine for the counter. If the input is true,
21
          // goes to the next state. Otherwise, stays on the same state.
22
          always_comb begin
23
             case(ps)
24
                 S0: if (in) ns = S1;
25
26
                        else ns = s0;
                 S1: if (in) ns = S2;
27
                         else ns = S1;
28
                 S2: if (in) ns = S3;
29
                        else ns = S2;
30
                 S3: if (in) ns = S4;
31
                        else ns = S3;
32
33
                 S4: if (in) ns = S5;
                        else ns = S4;
34
                 S5: if (in) ns = S6;
35
                        else ns = S5;
                 S6: if (in) ns = S7;
36
37
                        else ns = S6;
38
                 S7: ns = S7;
39
             endcase
40
          end
41
42
          // Sets the output to whatever state it corresponds to from 0-7
43
          always_comb begin
44
                case (ps)
45
                     S0: out = 3'b000;
                     S1: out = 3'b001;
46
                     S2: out = 3'b010;
47
48
                     s3: out = 3'b011;
                 S4: out = 3'b100;
49
                 S_5: out = 3'b101;
50
51
52
53
54
55
                 S6: out = 3'b110;
                 57: out = 3'b111;
                endcase
           end
56
          // Resets the present state to the first state, going back to 0
          always_ff @(posedge clk) begin
57
58
             if (reset)
59
                 ps <= S0;
60
             else
61
                 ps \ll ns;
62
          end
63
      endmodule
64
      // This module tests the three bit counter, ensuring that it only increments // when in is true, and that out represents the correct output
65
66
67
      module three_bit_counter_testbench ();
68
          // Instantiates the logic
69
70
           logic CLOCK_50; // 50MHz clock
71
           logic reset, in;
           logic [2:0] out;
73
74
          // Calls the module
75
          three_bit_counter dut(CLOCK_50, reset, in, out);
76
```

```
parameter clock_period = 100;
 78
 79
             // Runs every 100/2 picoseconds for each clock cycle
             initial begin
 80
 81
                 CLOCK_50 \ll 0;
 82
                 forever #(clock_period /2) CLOCK_50 <= ~CLOCK_50;</pre>
 83
 84
             end //initial
 85
             initial begin
 86
                                                   @(posedge CLOCK_50); // assert reset
@(posedge CLOCK_50); // release reset
@(posedge CLOCK_50); // Ensures that the out increments by 1
@(posedge CLOCK_50); // Also ensures that it maxes out at 7
 87
                     reset \leftarrow 1;
 88
                     reset <= 0;
 89
                     in <= 1;
 90
        without causing errors
 91
                                                   @(posedge CLOCK_50);
 92
                                                   @(posedge CLOCK_50);
 93
                                                   @(posedge CLOCK_50);
                                                   @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
 94
 95
 96
 97
                                                   @(posedge CLOCK_50);
 98
                                                   @(posedge CLOCK_50);
 99
                                                   @(posedge CLOCK_50);
                                                       @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
100
                     in<=0;
101
                     reset <=1;
102
                     reset<=0;
103
                                                   @(posedge CLOCK_50);
                                                        @(posedge CLOCK_50);
104
                     in<=1;
                                                        @(posedge CLOCK_50); // Ensures that there are no false
105
                     in<=0;
        increments
                                                        @(posedge CLOCK_50);
@(posedge CLOCK_50);
106
                     in<=1;
107
                     in <= 0;
                                                        @(posedge CLOCK_50)
108
                     in <= 1;
109
                                                        @(posedge CLOCK_50);
                     in<=0:
110
                     in <= 1;
                                                        @(posedge CLOCK_50);
                                                        @(posedge CLOCK_50);
111
                     in<=0;
                                                       @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
112
                     in<=1;
113
                     in<=0;
114
                     in <= 1;
                     in<=0:
115
                                                        @(posedge CLOCK_50);
116
                     in <= 1;
                                                        @(posedge CLOCK_50);
117
                     in<=0;
118
                 $stop;
end //initial
119
120
```

121

endmodule

```
// Morris Huang, Hudson Wong
 2
      // 06/07/2025
 3
      // EE 271
      // Lab 6 user_input
 4
 5
 6
      // Takes a button press that, as long as it is pressed, \,
        only registers once even across multiple clock cycles.
 8
      // Has parameters clk which sets the clock cycles,
      // reset which sets the output to a default state,
      // button which is the key input, and out which
// registers once for as long as the button is pressed.
10
11
12
      module user_input(clk, reset, button, out);
          input logic clk, reset, button;
output logic out;
13
14
15
          logic sync_button, next_button;
16
          // A pair of flip flops for metastability. Delays the input by two cycles always_ff @(posedge clk) begin
17
18
19
             if (reset) begin
20
                 sync_button <= 1'b0;
                 next_button <= 1'b0;</pre>
21
22
             end else begin
23
                 sync_button <= button;
24
                 next_button <= sync_button;</pre>
25
             end
26
          end
27
28
          enum {S0, S1} ps, ns;
29
30
          // If the button is held down, only registers once
31
          always_comb begin
32
33
                case (ps)
                     S0: if (next_button) ns = S1;
34
                                    else ns = s0;
35
                     S1: if (next_button) ns = S1;
36
                                    else ns = s0;
37
                endcase
38
           end
39
40
           assign out = (ps==S0) & next_button;
41
42
          // Resets the output to 0
43
          always_ff @(posedge clk) begin
44
             if (reset)
45
                 ps <= S0;
46
47
                 ps \ll ns;
48
          end
49
50
      endmodule
51
52
     // Tests the user input module using clock cycles and inputs
module user_input_testbench();
   logic CLOCK_50; // 50MHz clock
53
54
55
          logic reset, button, out;
56
57
          user_input dut(CLOCK_50, reset, button, out);
58
          parameter clock_period = 100;
59
60
          initial begin
61
62
             CLOCK_50 <= 0;
             forever #(clock_period /2) CLOCK_50 <= ~CLOCK_50;</pre>
63
64
65
          end //initial
66
67
          initial begin
68
             reset <= 1; button<=0; @(posedge CLOCK_50);
69
             reset \leftarrow 0;
                              @(posedge CLOCK_50);
70
                             @(posedge CLOCK_50)
             button<=1;
                             @(posedge CLOCK_50)
@(posedge CLOCK_50)
@(posedge CLOCK_50)
71
72
73
                             @(posedge CLOCK_50); // Tests whether out only registers once @(posedge CLOCK_50);
             button<=0;</pre>
             button<=1;
76
             button<=0;
                             @(posedge CLOCK_50);
```

```
@(posedge CLOCK_50);
78
79
80
                                   button<=1;</pre>
81
                                   button<=1;
button<=1;</pre>
82
83
                                   button<=1;
84
85
                                   button<=1;</pre>
                                   button<=0;
86
                                   button<=1;
87
                                   button<=1;</pre>
                                  button<=1;
button<=1;
button<=1;</pre>
88
89
90
                                  $stop;
end //initial
91
92
93
94
                endmodule
95
```