
## ECE3300L Lab9 Group H Report (Sherwin Sathish & Mohamed Hamida)

#### **SCHEMATIC:**



```
Xdc for top.v:
## This file is a general .xdc for the Nexys A7-100T
## To use it in a project:
\#\# - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get ports) according to the top level signal names in the project
## Clock signal
set_property -dict { PACKAGE_PIN E3 IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
create clock -add -name sys clk pin -period 10.00 -waveform {0 5} [get ports {clk}];
##Switches
set property -dict { PACKAGE PIN J15
                                    IOSTANDARD LVCMOS33 } [get_ports { redSW[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set property -dict { PACKAGE PIN L16
                                    IOSTANDARD LVCMOS33 } [get ports { redSW[1] }]; #IO L3N T0 DQS EMCCLK 14
Sch=sw[1]
set property -dict { PACKAGE PIN M13
                                    IOSTANDARD LVCMOS33 } [get ports { redSW[2] }]; #IO L6N T0 D08 VREF 14
Sch=sw[2]
set property -dict { PACKAGE PIN R15
                                    IOSTANDARD LVCMOS33 } [get_ports { redSW[3] }]; #IO_L13N_T2_MRCC_14
Sch=sw[3]
set property -dict { PACKAGE PIN R17
                                    IOSTANDARD LVCMOS33 } [get ports { greenSW[0] }]; #IO L12N T1 MRCC 14
Sch=sw[4]
set_property -dict { PACKAGE_PIN T18
                                    IOSTANDARD LVCMOS33 } [get_ports { greenSW[1] }]; #IO_L7N_T1_D10_14
                                    IOSTANDARD LVCMOS33 } [get ports { greenSW[2] }]; #IO L17N T2 A13 D29 14
set property -dict { PACKAGE PIN U18
Sch=sw[6]
set_property -dict { PACKAGE_PIN R13
                                    IOSTANDARD LVCMOS33 } [get_ports { greenSW[3] }]; #IO_L5N_T0_D07_14
Sch=sw[7]
set_property -dict { PACKAGE_PIN T8 IOSTANDARD LVCMOS18 } [get_ports { blueSW[0]}]; #IO_L24N_T3_34 Sch=sw[8]
set property -dict { PACKAGE PIN U8 IOSTANDARD LVCMOS18 } [get ports { blueSW[1]}]; #IO 25 34 Sch=sw[9]
set_property -dict { PACKAGE PIN R16
                                   IOSTANDARD LVCMOS33 } [get_ports { blueSW[2] }]; #IO_L15P_T2_DQS_RDWR_B_14
Sch=sw[10]
set property -dict { PACKAGE PIN H6 IOSTANDARD LVCMOS33 } [get ports { clkManagerSW[0] }]; #IO L24P T3 35
Sch=sw[12]
```

```
#IO_L20P_T3_A08_D24_14 Sch=sw[13]
set property -dict { PACKAGE PIN U11
                      IOSTANDARD LVCMOS33 } [get ports { clkManagerSW[2] }];
#IO L19N T3 A09 D25 VREF 14 Sch=sw[14]
set_property -dict { PACKAGE_PIN V10 IOSTANDARD LVCMOS33 } [get_ports { clkManagersW[3] }]; #IO_L21P_T3_DQS_14
Sch=sw[15]
## RGB LEDs
                      IOSTANDARD LVCMOS33 } [get_ports { ledOutput[2] }]; #IO L5P T0 D06 14
set property -dict { PACKAGE PIN R12
Sch=led16 b
set_property -dict { PACKAGE_PIN M16
                      IOSTANDARD LVCMOS33 } [get_ports { ledOutput[1] }]; #IO_L10P_T1_D14_14
Sch=led16_g
set property -dict { PACKAGE PIN N15
                      IOSTANDARD LVCMOS33 } [get ports { ledOutput[0] }]; #IO L11P T1 SRCC 14
Sch=led16 r
                      IOSTANDARD LVCMOS33 } [get_ports { ledOutput[5]}]; #IO_L15N_T2_DQS_ADV_B_15
set_property -dict { PACKAGE_PIN G14
Sch=led17 b
Sch=led17 r
##Buttons
Sch=cpu_resetn
set property -dict { PACKAGE PIN M18
                      IOSTANDARD LVCMOS33 } [get ports { switchProfileBtn }]; #IO L4N T0 D05 14
Sch=btnu
#set_property -dict { PACKAGE_PIN M17
                      IOSTANDARD LVCMOS33 } [get_ports { ld }]; #IO_L10N_T1_D15_14 Sch=btnr
```

# Top.v

```
• • •
`timescale <mark>1</mark>ns / <mark>1</mark>ps
module top(
    input[3:0] clkManagerSW,
input[3:0] redSW,
input[3:0] greenSW,
input[3:0] blueSW,
    input clk,
    input rst,
    input switchProfileBtn,
    output[5:0] ledOutput
    wire clkMgrOut;
    CLKMANAGER clkManager(
    .SW(clkManagerSW),
    .clkout(clkMgrOut)
    wire tmpEn = 1'b1;
    wire [2:0] tmpLEDOUT;
    PWM redLED(
    .inputSW(redSW),
    .clk(clkMgrOut),
    .en(tmpEn),
    .result(tmpLEDOUT[0])
    PWM greenLED(
    .inputSW(greenSW),
    .clk(clkMgrOut),
    .rst(rst),
    .en(tmpEn),
    .result(tmpLEDOUT[1])
    PWM blueLED(
    .inputSW(blueSW),
    .clk(clkMgrOut),
    .en(tmpEn),
    .result(tmpLEDOUT[2])
    FSM fsm(
    .sel(tmpLEDOUT),
    .fsmBTN(switchProfileBtn),
    .clk(clkMgrOut),
    .led1(ledOutput[2:0]),
    .led2(led0utput[5:3])
endmodule
```

Our top file instantiated the PWM redLed, PWM blueLed, and PWM greenLed. These three PWM modules output to the FSM module which then outputs to our XDC output. We also have a clock manager which is creating an artificial clock to input into each module.

#### **CLKMANAGER.v**

```
• • •
module CLKMANAGER(
    input clk,
    input rst,
input [3:0] SW,
    output reg clkout =0
    reg [31:0] sel;
    wire [4:0] temp = {1'b1,SW};
    always@(posedge clk or posedge rst)
    begin: DREG
        if(rst)
        else
  always@(posedge clk)
  begin
    case(SW)
            5'd0: clkout <= sel[0];</pre>
             5'd5: clkout <= sel[5];
             5'd6: clkout <= sel[6];
            5'd8: clkout <= sel[8];</pre>
            5'd9: clkout <= sel[9];
            5'd10:clkout <= sel[10];
            5'd11:clkout <= sel[11];
            5'd12:clkout <= sel[12];
            5'd16:clkout <= sel[16];
            5'd17:clkout <= sel[17];
            5'd18:clkout <= sel[18];
            5'd20:clkout <= sel[20];
            5'd21:clkout <= sel[21];
            5'd22:clkout <= sel[22];
            5'd30:clkout <= sel[30];
            5'd31:clkout <= sel[31];
        endcase
    end
endmodule
```

We used a 32 bit clock manager to feed variable frequencies into our PWM LED modules, and our FSM module.

#### PWM.v


```
• • •
`timescale 1ns / 1ps
module PWM(
    input [3:0] inputSW,
    input clk, rst, en,
    output result
    );
    wire[3:0] tmpCount;
    UPCOUNT upcounter(
    .clk(clk),
    .rst(rst),
    .en(en),
    .count(tmpCount)
    );
    comparator comparator(
    .a(inputSW),
    .b(count),
    .result(result)
    );
endmodule
```

This is the generic PWM file which instantiates into the redLed, blueLed, and greenLed to send off those values to the FSM and eventually to the dedicated output led on our Nexys A7 board. It uses the UPCOUNT and comparator modules to compare the values from the switches to the counter and based off those values it will send the appropriate signals to the FSM for outputting.

```
• • •
module FSM(
    input[2:0] sel,
    input fsmBTN,
    input rst,
    input clk,
    output reg [2:0] led1,
    output reg [2:0] led2
    wire debouncedSig;
    debounce debounce(
        .clk(clk),
        .btnIN(fsmBTN),
        .outSig(debouncedSig)
    );
    reg state;
    reg next_state;
    always@(posedge clk)
    begin
        if (rst)
            state = 0;
        else state = next_state;
    end
    always@(debouncedSig)
    begin
       next_state <= debouncedSig;</pre>
    end
    always@(state or sel)
    begin
        if(state)
            led1 = sel;
        else
            led2 = sel;
    end
endmodule
```

This simple FSM (finite state machine) module will iterate between two states depending on the input button. Depending on the button output (which is debounced using the button debouncer) it will either fill the led1 values or led2 values.

#### **IMPLEMENTED DESIGN/TIMING SUMMARY:**



### Design Timing Summary

etup		Hold		Pulse Width			
Worst Negative Slack (WNS):	7.823 ns	Worst Hold Slack (WHS):	0.262 ns	Worst Pulse Width Slack (WPWS):	4.500 ns		
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns		
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0		
Total Number of Endpoints:	17	Total Number of Endpoints:	17	Total Number of Endpoints:	18		

# **POWER SUMMARY:**

#### Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.099 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 25.5°C

Thermal Margin: 59.5°C (12.9 W)


Effective 9JA: 4.6°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



#### **UTILIZATION:**

Utilization	Name	Clocks (W)	Signals (W)	Data (W)	Logic (W)	I/O (W)
✓ ■ 0.002 W (2% of total)	N top					
0.001 W (1% of total)	Leaf Cells (26)					
> 0.001 W (1% of total)	■ clkManager (CLKMANAGER)	<0.001	<0.001	<0.001	<0.001	<0.001
> I <0.001 W (<1% of total)	■ fsm (FSM)	<0.001	<0.001	<0.001	<0.001	<0.001
> I <0.001 W (<1% of total)	■ blueLED (PWM)	<0.001	<0.001	<0.001	<0.001	<0.001
> I <0.001 W (<1% of total)	redLED (PWM_1)	<0.001	<0.001	<0.001	<0.001	<0.001
> I <0.001 W (<1% of total)	greenLED (PWM_0)	<0.001	<0.001	<0.001	<0.001	<0.001

#### **RESOURCE USAGE:**

