
# **Computer Organization and Architecture**

# Post-Lab

### **Lab 08**




Group Members Name & Reg #:	Muhammad Haris Irfan (FA18-BCE-090)
Class	Computer Organization and Architecture CPE343( <b>BCE-5B</b> )
Instructor's Name	Dr. Adeel Israr



## **Module Code**

module Postlab FSM (output reg y-	out
input re-in, clock, reset	
);	
reg [1:0] current state, next state;	
parameter SO = 2'00, S1 = 2'601, S2	= 2'b
always @ (current state, xin)	
beyin	
next state = 50;	
case (current state)	
50: if (xin)	
51: if (z-in)	
52: if (2 %-in)	
52: if (x_in)	
53: if (xin)	
53: '4 (x-in)	
endcase	
end	
always @ (posedge clock, nededge x	eset)
if (~ rebet) current state <= 50;	
else currentstate <= next_state;	



#### **Task Output Waveform:**

