

Computer Organization and Architecture

Post-Lab


Lab 08




Group Members Name & Reg #:	<u>Muhammad Haris Irfan</u> (FA18-BCE-090)
Class	Computer Organization and Architecture CPE343(BCE-5B)
Instructor's Name	Dr. Adeel Israr

Postlab

Lab - 08 - Postlab



★ Bubble Diagram



★ Circuit Diagram

Module Code

```
module PostLabFSM ( output reg y_out,  
    input x_in, clock, reset  
    );  
    reg [1:0] current_state, next_state ;  
    parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b11, S3 = 2'b10;  
  
    always @ (current_state, x_in)  
    begin  
        next_state = S0;  
        case (current_state)  
            S0: if (x_in)  
                S1: if (x_in)  
                    S2: if (~x_in)  
                        S2: if (x_in)  
                            S3: if (x_in)  
                                S3: if (x_in)  
        endcase  
    end  
  
    always @ (posedge clock, negedge reset)  
    if (~reset) current_state <= S0;  
    else current_state <= next_state;
```

```

always @ (currentstate, x_in)
case (currentstate)
s0, s1, s3 : y_out = 0;
s2 : y_out = ~ x_in;
endcase

end module

```

Scanned with CamScanner

Task Output Waveform:

