

Computer Organization and Architecture


Lab 11



| | |
|--------------------------------|--|
| Group Members Name & Reg #: | <u>Muhammad Haris Irfan</u> (FA18-BCE-090) |
| Class | Computer Organization and Architecture CPE343(BCE-5B) |
| Instructor's Name | Dr. Adeel Israr |

Diagram

Getoperand Module



Code:

```
module getOperand(  
    output reg [31:0] operand1, operand2,  
    input [31:0] instruction, write_data,  
    input RegDst, clk, reset, extendopt, regwrite, ALUsrc  
);  
    reg [4:0] mux1;  
    wire [31:0] ALUsrc, ext_out;  
    registerfile reg1(clk, reset, regwrite, instruction[25:21],  
        instruction[20:16], mux1, write_data, operand1, ALUsrc0);  
    always @(*)  
    begin  
        if (extendopt)  
            extendout = {16 {instruction[15]}}, instruction[15:0];  
        else  
            extendout = {16'd0, instruction[15:0]};  
        if (RegDst)  
            mux1 = instruction[15:11];  
        else  
            mux1 = instruction[20:16];  
        if (ALUsrc)  
            operand2 = extend_out;  
        else  
            operand2 = ALUsrc0;  
    end  
endmodule
```
