

Computer Organization and Architecture

Post-Lab

Lab 10




Group Members Name & Reg #:	<u>Muhammad Haris Irfan</u> (FA18-BCE-090)
Class	Computer Organization and Architecture CPE343(BCE-5B)
Instructor's Name	Dr. Adeel Israr

Postlab:

Lab - 10 Inlab

Muhammad Haris Irfan

FA18 - BCE - 090



* Diagram of circuit

```
module get_instruction (
    input clk, reset, enable,
    output [31:0] inst );
```

```
    wire [31:0] pc ;
```

```
    ProgramCounter PC (clk, reset, enable, pc);
```

```
    instruction_mem m (pc, inst);
```

```
endmodule
```

* Code

Critical Analysis

Critical Analysis

In this lab, we made verilog modules for program counter, instruction memory and get instruction. In this lab we learnt about instruction memory and the mechanism to get next instruction on every cycle of clock, we constructed a program counter which was a 32-bit register that holds the address of next instruction.

Output Waveform:

