
# Cross Code Report for Verification of ARM AMBA-3 AHB-lite Protocol

# ECE-593 Fundamentals of Pre-Silicon Validation Spring -2020

AAYUSH RAVICHANDRAN [981120898] KAUSTUBH MHATRE [974819541] SAURABH WAMAN CHAVAN [911836716]

#### **Introduction to Verification Environment**



In this project, we have a transaction class [txn] in which certain data types are declared as rand. Constraints are also present on the random data generated. There is a print() function to display the data and address to be written.

The generator class [gen] declares an object of the transaction class and randomizes it in order to get the random values. The generator class has a new function(). It also has a run task which is used to create the possible and deterministic and random test cases. There is another task called driver\_send which is called by the run task to send the transaction to the driver via mailbox.

The driver class receives the transaction sent by the generator. It has a new() function. It also has a run task which calls another task called driver item which sends the data received from the mailbox to the DUV via virtual interface.

The monitor class snoops the transaction on this interface. Thus class has a new() function. It has a run task that calls another task called sample which sends the transaction that was snooped to the scoreboard via mailbox.

The scoreboard receives this data. It has a dummy memory present in it. By observing the transaction it receives it does read or write operations on the memory. Checking is done in the read operation by comparing the data read by the DUV and the data that is present in the dummy memory for that particular address.

The coverage class receives the transactions via a virtual interface. It has a covergroup named cg\_ahb which has multiple coverpoints. It also has coverpoints for cross coverage. It has a new() function. It also has a run task which captures the transaction from the virtual interface at every positive edge of clock.

The environment class [env] creates objects of generator, driver, monitor, scoreboard and coverage\_ahb and links them. The mailbox of generator is connected to the mailbox of the driver. The virtual interface of the driver is connected to virtual interface of monitor, scoreboard and coverage\_ahb. The mailbox of monitor is connected to the mailbox of the scoreboard. The environment class has a new function(). It has a run task where it allocates memory to the different objects. This task has a fork join block which calls run task of all of these objects.

The tb\_top is a program block which has an input of interface type. This program block creates an object of environment class and calls its run task.

The AHB is a module present in top.sv file which encapsulates the entire DUV. It has input of interface type.

The top\_main instantiates the AHB module and tb\_top program block and passes interface to both of them. This top module is responsible for generation of clock signal.

The generator generates deterministic as well random transactions and passes it to the driver. The driver then passes this transaction on the interface. Monitor, coverage class and the DUV get the transaction from this interface. The monitor passes transaction to the scoreboard where checking happens.

#### 1 interface.sv

1. This block encapsulates all the signal required by the DUV.

```
interface inf(input HCLK);
   //Signals for interaction with DUT
   logic
                               HRESETn;
   logic [DATAWIDTH-1:0]
                               HWDATA;
   logic [ADDRWIDTH-1:0]
   logic [DATATRANFER_SIZE-1:0] HSIZE;
   BType t
                                 HBURST;
   Trans t
                                HTRANS;
                                HWRITE, HMASTLOCK, HREADY;
   logic
   logic [3:0]
                               HPROT;
   logic [DATAWIDTH-1:0] HRDATA;
   Response t
                               HRESP;
   modport DUT (
                  input HCLK, HRESETn,
                  input HWDATA,
                  input HADDR,
                  input HSIZE,
                  input HBURST,
                   input HTRANS,
                  input HWRITE, HMASTLOCK, HREADY,
                   input HPROT,
                  output HRDATA,
                  output HRESP
               );
```

# 2 transaction.sv

The transactions are based on the following BURST transfer and the transfer types defined in the protocol.

#### **BURST**

The protocol defines the BURSTS of 4, 8, and 16-beats, undefined burts, and single transfers. Support for incrementing and wrapping burst is provided

HBURST[2:0]	Туре	Description
booo	SINGLE	Single burst
b001	INCR	Incrementing burst of
		undefined length
b010	WRAP4	4-beat wrapping burst
b011	INCR4	4-beat incrementing burst
b100	WRAP8	8-beat wrapping burst
b101	INCR8	8-beat incrementing burst
b110	WRAP16	16-beat wrapping burst
b111	INCR16	16-beat incrementing burst

## TRANSFER TYPES

The transfer types supported in the protocol are as follows:

TYPE	DESCRIPTION
IDLE	It indicates that no data transfer is required. Master uses and
	IDLE transfer when it does not want to perform a data
	transfer.Slaves must always provide a zero wait state OKAY
	response to IDLE transfers and the transfer must be ignored by
	the slave
BUSY	The BUSY transfer enables masters to insert idle cycles in the
	middle of a burst. The next transfer cannot take place
	immediately. When a master uses the BUSY transfer type the
	address and control signals must reflect the next transfer in the
	burst. Slaves must always provide a zero wait state OKAY
	response to BUSY transfers and the transfer must be ignored by
	the slave.

NONSEQ	Indicates a single transfer or the first transfer of a burst. The address and control signals are unrelated to the previous transfer Single transfers on the bus are treated as bursts of length one are	
	therefore the transfer type is NONSEQUENTIAL.	
SEQ	The remaining transfers in a burst are SEQUENTIAL and the	
	address is related to the previous transfer. The control	
	information is identical to the previous transfer. The address is	
	equal to the address of the previous transfer plus the transfer size,	
	in bytes, with the transfer size being signaled by the HSIZE[2:0]	
	signals. In the case of a wrapping burst the address of the transfer	
	wraps at the address boundary.	

This contains class called txn

```
Data members have been
                                                          declared as rand/randc in
   rand logic
                HRESETn;
                                                          order obtain random values.
  rand logic [31:0] HWDATA;
  rand logic [31:0] HADDR;
  rand logic [2:0] HSIZE;
   rand logic [2:0] HBURST;
  HTRANS;

Logic HWRITE;

rand logic HMASTLOCK;

rand logic HREADY

rand logic
  logic [1:0] HTRANS;
logic HWRITE;
  rand logic [3:0] HPROT;
  logic [31:0] HRDATA;
  logic
                   HRESP;
   randc logic [3:0] test_case;
                                                          constraints for data members
//Constraint on HWDATA
                                                          of HWDATA, HADDR, HSIZE,
constraint legal_data
                                                          HMASTLOCK, HREADY and
                              HWDATA <= 239;
                                                          HBURST
                              HWDATA >= 0;
                          }
```

```
For accessing Memory 1
//Constraint on HADDR
constraint legal addr s1{
                             HADDR <= 239;
                            HADDR >= 0;
                                                         For accessing Memory 2
constraint legal_addr_s2{
                              HADDR s2 >= 256;
                              HADDR s2 <= 478;
                          }
                                                         Keeping HSIZE constant
//Constraint on HSIZE
                                                         (although not part of design
constraint legal size
                                                         implementation)
                             HSIZE == 3'b001;
                          }
                                                         Keeping HMASTLOCK
                                                         constant (although not part of
//Constraint on HMASTLOCK
                                                         design implementation)
constraint legal_Mast_Loc
                                  HMASTLOCK == 1'b0;
                              }
                                                         For selecting testcase in
//Constraint on selecting type of operation
                                                         generator
constraint tests
                         test_case <= 15;</pre>
                         test_case >= 0;
```

#### 3 generator.sv

1. This file contains a class called gen

```
Object of
class gen;
                                                                   transaction class
                                                                   "txn" is created
   txn pkt;
    txn t;
                                                                   Object of
                                                                   transaction class
   //RANDOM OPERATIONS
                                                                   txn is randomized
   repeat (40000)
   begin
        pkt=new();
        assert (pkt.randomize);
        //pkt.print("Generator data and address ");
        d[1] = pkt.HWDATA;
        d[2] = pkt.HWDATA + 1;
        d[3] = pkt.HWDATA + 2;
        d[4] = pkt.HWDATA + 3;
        d[5] = pkt.HWDATA + 4;
        d[6] = pkt.HWDATA + 5;
        d[7] = pkt.HWDATA + 6;
        d[8] = pkt.HWDATA + 7;
        d[9] = pkt.HWDATA + 8;
        d[10] = pkt.HWDATA + 9;
        d[11] = pkt.HWDATA + 10;
        d[12] = pkt.HWDATA + 11;
        d[13] = pkt.HWDATA + 12;
        d[14] = pkt.HWDATA + 13;
        d[15] = pkt.HWDATA + 14;
        d[16] = pkt.HWDATA + 15;
```

```
The random values
//Task to drive data to the driver from generator
                                                                                            generated are
task driver_send(
                                                                                            passed to the
                                                        HRESETn,
                                                                                            driver class via
                        logic
                        logic [DATAWIDTH-1:0] HWDATA,
logic [ADDRWIDTH-1:0] HADDR,
logic [DATATRANFER_SIZE-1:0] HSIZE,
                                                                                            mailbox. This is
                                                                                            done inside a
                                                                                            method called
                        BType_t
                                                       HBURST,
                        Trans_t
                                                        HTRANS,
                                                                                            "driver_send"
                        logic
                                                        HWRITE, HMASTLOCK, HREADY,
                        logic [3:0]
                                                        HPROT
                );
   t = new():
   t.HRESETn = HRESETn;
   t.HWDATA = HWDATA;
   t.HADDR = HADDR;
t.HSIZE = HSIZE;
   t.HBURST = HBURST;
   t.HTRANS = HTRANS;
t.HWRITE = HWRITE;
   t.HMASTLOCK = HMASTLOCK;
   t.HREADY = HREADY;
t.HPROT = HPROT;
   t.HRDATA = HRDATA;
   t.HRESP = HRESP;
   mbx.put(t);
endtask
```

2. The method driver\_send is called in order to generate deterministic as well as random test cases.

#### **Random testing**

- 1. Various random packets are written as per the protocol BURSTS transfer and the transfer types.
- 2. The random packets are randomly selected from the transactor class where they are constrained based on the number of random packets written by us.
- 3. Following code snippet consists of the random packets for SINGLE and INCR burst transfer. In the same way packets are written for other BURST transfer types along with the respective transfer types as per the protocol norms.

```
unique case(pkt.test_case)
4'd0: begin
    //SINGLE WRITE
    driver_send(1, d[1], pkt.HADDR, 0, SINGLE, NONSEQ, 1, 0, 1, 0);
    end
4'd1: begin
    //SINGLE READ
    driver_send(1, 0, pkt.HADDR, 0, SINGLE, NONSEQ, 0, 0, 1, 0);
    end
4'd2: begin
    //INCR WRITE
    driver_send(1, 0, pkt.HADDR, 0, INCR, NONSEQ, 1, 0, 1, 0);
    driver_send(1, d[2], pkt.HADDR, 0, INCR, SEQ, 1, 0, 1, 0);
    end
4'd3: begin
    //INCR READ
    driver_send(1, 0, pkt.HADDR, 0, INCR, NONSEQ, 0, 0, 1, 0);
    end
driver_send(1, 0, pkt.HADDR, 0, INCR, NONSEQ, 0, 0, 1, 0);
    driver_send(1, pkt.HWDATA, pkt.HADDR, 0, INCR, NONSEQ, 0, 0, 1, 0);
    end
```

#### **Deterministic testing**

1. The packets for deterministic testing are sent through driver\_send function where a packet for example SINGLE burst trnasfer is being written for a particular address and then the packet for read from the same location is being driven. Similar packets are written for the other types of the BURST transfers with the respective transfer types as per the protocol.

```
//Single Write followed by Single read for a specific address
//$display("Single Write followed by Single read for a specific address");
driver_send(1, 0, pkt.HADDR, 0, SINGLE, NONSEQ, 0, 0, 1, 0);
//INCR Write
//$display("INCR Write");
driver_send(1, 0, pkt.HADDR, 0, INCR, NONSEQ, 1, 0, 1, 0);
driver_send(1, d[2], pkt.HADDR, 0, INCR, SEQ, 1, 0, 1, 0);
//INCR Read
//$display("INCR Read");
driver_send(1, 0, pkt.HADDR, 0, INCR, NONSEQ, 0, 0, 1, 0);
driver_send(1, pkt.HWDATA, pkt.HADDR, 0, INCR, SEQ, 0, 0, 1, 0);
//INCR4 Write
//$display("INCR4 Write");
                        pkt.HADDR, 0, INCR4, NONSEQ,
driver_send(1, 0,
                                                            1, 0, 1, 0);
for (int i = 1; i <= 4; i = i + 1)
begin
```

#### 4 driver.sv

1. This file contains the driver class

```
Declaration of
                                                                       virtual
//Virtual interface to link send data to DUT
                                                                       interface vif,
virtual inf vif;
                                                                       object of
                                                                       transaction txn
//Transaction object to collect data sent by generator
                                                                       class and
txn pkt;
                                                                       mailbox mbx
//Mailbox to connect to generator mailbox
mailbox mbx=new();
                                                                       The
//New function
                                                                       randomized
function new(mailbox mbx, virtual inf vif);
                                                                       data sent by
     this.mbx=mbx;
                                                                       the gen class is
     this.vif=vif;
                                                                       received by the
endfunction
                                                                       driver class via
                                                                       mailbox
//Run task
task run();
    pkt=new();
     forever
     begin
         mbx.get(pkt);
         //pkt.print("Driver address and data");
         driver item(pkt);
     end
endtask
                                                                       The received
                                                                       data is passed
//Task to drive data sent from the generator to the DUT via virtual interface
                                                                       to the DUV via
task driver_item(txn t);
                                                                       the virtual
                                                                       interface
   vif.HRESETn = t.HRESETn;
   vif.HWDATA = t.HWDATA;
   vif.HADDR
               = t.HADDR;
   vif.HSIZE
                = t.HSIZE;
   vif.HBURST
               = t.HBURST;
   vif.HTRANS
               = t.HTRANS;
   vif.HWRITE
               = t.HWRITE;
   vif.HMASTLOCK = t.HMASTLOCK;
   vif.HREADY
                = t.HREADY;
   vif.HPROT
               = t.HPROT;
   @(posedge vif.HCLK);
endtask
```

#### 5 coverage\_ahb.sv

- 1. This class contains a coverage class
- 2. It reads data at every positive edge of the clock from the virtual interface "vinf" and checks coverage.

```
bins for slave
  //OKAY or ERROR response
                                                               response. HRESP
  slave response: coverpoint HRESP {
                                                               will always be o
      bins OKAY = {1'b0};
                                                               in this design.
                                                               bins for various
burst: coverpoint HBURST { //BURST transfers
                                                               BURST transfers
    bins SINGLE = {3'b000};
                                                               mentioned in the
    bins INCR = \{3'b001\};
                                                               AHB protocol.
    bins WRAP4 = {3'b010};
                                                               Checks if all
    bins INCR4 = {3'b011};
                                                               modes of transfer
    bins WRAP8 = {3'bl00};
                                                               are covered.
    bins INCR8 = {3'b101};
    bins WRAP16 = {3'b110};
    bins INCR16 = {3'b111};
     }
                                                               bins for transfer
 transfer type: coverpoint HTRANS { //transfer types
                                                               types. Checks if
                                                               the master has
     bins IDLE = \{2'b00\};
                                                               undergone all
     bins BUSY = {2'b01};
                                                               transfer types.
     bins NONSEQ = {2'bl0};
     bins SEQ = \{2'b11\};
     }
                                                               bins for ready
  ready master_slave: coverpoint HREADY {
                                                               signal
      bins READY = {1'b1};
      bins WAIT = {1'b0};
                                                               bins for reset
reset: coverpoint HRESETn { //reset signal ACTIVE LOW
                                                               signal. Checks if
   bins RESET asserted = {1'b0};
                                                               reset is toggled.
   bins RESET deasserted = {1'b1};
                                                               bins for transfer
                                                               size. HSIZE will
data size : coverpoint HSIZE { //size of a transfer
                                                               always be o in
    bins BYTE
                = {3'b000};
                                                               this design
    ignore bins SIZE INVALID[] = {[3'b001:3'b111]};
```

```
bins for the
master_read_data: coverpoint HRDATA {      //data for read operation
                                                                 constrained data
                                                                 during read
   bins READ DATA[] = {[0:255]} iff (HWRITE==0);
                                                                 operation
                                                                 bins for the
//data for write operation
                                                                 costrained data
master broadcast data: coverpoint HWDATA {
                                                                  during write
                                                                  operation
     bins WRITE DATA[] = {[0:255]} iff (HWRITE==1);
                                                                 bins for the
  //address for read operation
                                                                 constrained
  master read addr: coverpoint HADDR {
                                                                  address during
                                                                 read operation
      bins READ addr[] = \{[0:510]\} iff (HWRITE==0);
                                                                 bins for the
  //address for write operation
                                                                 constrained
                                                                  address during
 master write addr: coverpoint HADDR {
                                                                 write operation
      bins WRITE_addr[] = {[0:510]} iff (HWRITE==1);
                                                                  bins for the
                                                                 HWRITE signal
 //read or write operations
 data operations: coverpoint HWRITE {
      bins READ = {1'b0};
bins WRITE = {1'b1};
      }
```

```
bins for the read
//read write transitions
                                                                write transitions
read write transitions: coverpoint HWRITE {
                                                                during the
    bins READ WRITE
                          = (0 \Rightarrow 1);
                                                                various BURST
    bins WRITE READ
                                                                transfers
                          = (1 => 0);
    bins READ WRITE SINGLE = (0 => 1) iff (HBURST==SINGLE);
    bins WRITE READ SINGLE = (1 => 0) iff (HBURST==SINGLE);
    bins READ WRITE INCR = (0 => 1) iff (HBURST==INCR);
    bins WRITE READ INCR = (1 => 0) iff (HBURST==INCR);
    bins READ WRITE INCR4 = (0 => 1) iff (HBURST==INCR4);
    bins WRITE READ INCR4 = (1 => 0) iff (HBURST==INCR4);
    bins READ WRITE INCR8 = (0 => 1) iff (HBURST==INCR8);
    bins WRITE READ INCR8 = (1 => 0) iff (HBURST==INCR8);
    bins READ WRITE INCR16 = (0 => 1) iff (HBURST==INCR16);
    bins WRITE READ INCR16 = (1 => 0) iff (HBURST==INCR16);
    bins READ WRITE WRAP4 = (0 => 1) iff (HBURST==WRAP4);
    bins WRITE READ WRAP4 = (1 => 0) iff (HBURST==WRAP4);
    bins READ WRITE WRAP8 = (0 => 1) iff (HBURST==WRAP8);
    bins WRITE READ WRAP8 = (1 => 0) iff (HBURST==WRAP8);
    bins READ WRITE WRAP16 = (0 => 1) iff (HBURST==WRAP16);
    bins WRITE READ WRAP16 = (1 => 0) iff (HBURST==WRAP16);
                                                                bins for the
//transitions based on the generator scenarios
                                                                BURST
burst_transitions: coverpoint HBURST {
                                                                transitions as per
    bins SINGLE SINGLE = (SINGLE => SINGLE);
                                                                the generator
    bins SINGLE_INCR4 = (SINGLE => INCR4);
    bins SINGLE_INCR8 = (SINGLE => INCR8);
    bins SINGLE_INCR16 = (SINGLE => INCR16);
    bins SINGLE_WRAP4 = (SINGLE => WRAP4);
    bins SINGLE WRAP8 = (SINGLE => WRAP8);
    bins SINGLE_WRAP16 = (SINGLE => WRAP16);
```

#### **Cross coverage**

<pre>//all responses for read and write transitions must be OKAY read_write_okay: cross read_write_transitions, slave_response;</pre>	cross between slave response and the read write transitions to see the slave response being OKAY in all read write transitions
<pre>//all burst types can have different data size from lbyte to 4bytes data_size_burst:</pre>	cross between various BURST transfers and data size To see the data size being 1byte as per the design for all burst types

#### 6 monitor.sv

1. This class contains a monitor class

```
Data is read from the
//Sample task to send data to the scoreboard via mailbox
                                                            virtual interface and
task sample();
                                                            sent to the scoreboards
   @ (posedge vif.HCLK);
                                                            class via mailbox at
      t.HRESETn = vif.HRESETn;
                                                            every positive edge of
       t.HWDATA = vif.HWDATA;
       t.HADDR =
                     vif.HADDR;
                                                            the clock
       t.HSIZE
                     vif.HSIZE;
                      vif.HBURST;
       t.HBURST
       t.HTRANS
                      vif.HTRANS;
       t.HWRITE
                      vif.HWRITE;
       t.HMASTLOCK =
                      vif.HMASTLOCK;
       t.HREADY =
                      vif.HREADY;
                     vif.HPROT:
       t..HPROT
       t.HRDATA = vif.HRDATA;
       t.HRESP
                 = vif.HRESP;
 mon2scr.put(t);
endtask
```

#### 7 scoreboard.sv

- 1. It gets data from the monitor via a mailbox
- 2. This file has a reference model which consists of a memory. Based on the values the values of the data received from the monitor operations are performed on this memory.
- 3. During any read operations it is checked whether the data read by the DUV matches the data present in the memory of this file. Following code snippet is a read part of WRAP4 checker logic. The logic checks whether the data for the wrapped address which was written is the same in the read part.

```
WRAP4 :begin
    if(ability == 1)
    begin
    waddress[1:0] = wrap_address[1:0] + addr_inor;
    addr_inor = addr_inor + 1;
    if(memory[waddress] == t.HRDATA)
    begin
        $display("SUCCESSFULL ::WRAP4:: Actual data = %h, Testbench data = %h, testbech address = %h", t.HRDATA, memory[waddress], waddress, %time);
    end
    else
    begin
        $display("FAILURE ::WRAP4:: Actual data = %h, Testbench data = %h, testbech address = %h", t.HRDATA, memory[waddress], waddress, %time);
    end
end
```

#### 8 env.sv [environment class]

1. it consists of the env class

```
Objects of generator,
class env;
                                                                 driver, monitor,
                                                                 scoreboard and
    //Object of generator
                                                                 coverage are created.
    gen g;
    //Object of driver
    driver d:
    //Object of monitor
   monitor m;
    //Object of scoreboard
    scoreboard scr;
    //Object of coverage
    coverage cov;
                                                                 linking of these
                                                                 objects together via
  //New function
  function new(virtual inf tif);
                                                                 mailbox and virtual
                                                                 interface
      this.vif=tif;
  endfunction
                                                                 Run task is called in
                                                                 each of these objects
  //Run task
                                                                 concurrently via
  task run();
                                                                 fork join
      g=new(mbx);
      d=new(mbx, vif);
      m=new(vif,mbx2);
      scr=new(mbx2, vif);
      cov=new(vif);
      //Concurrent operation
      fork
          g.run();
          d.run();
          m.run();
          scr.run();
          cov.run();
      join
  endtask
```

## 9 tb\_top.sv

1. It consists of a program block named tb\_top

```
program tb_top(inf intf);

//Object of environment class
env e;

initial begin
    e = new(intf);
    e.run();
end
endprogram
```

- 1. program block has an input as interface
- 2. It declares an object of environment class, passes this input interface to the environment class and calls its run task

# 10 top.sv

1. This file consists a module named AHB and has an input as interface.

```
This module
module AHB(inf.DUT intf);
                                                                instantiates
                                                                the AHB TOP
    //Instance of DUT
                                                                module and
    AHB TOP qwerty (
                                                                passes all the
                          .HCLK(intf.HCLK),
                                                                interface
                          .HRESETn (intf.HRESETn),
                                                                signals to this
                          .HWDATA (intf.HWDATA),
                                                                instance.
                          .HADDR(intf.HADDR),
                          .HSIZE (intf.HSIZE),
                          .HBURST (intf.HBURST),
                          .HTRANS (intf.HTRANS),
                          .HWRITE (intf.HWRITE),
                          .HMASTLOCK (intf.HMASTLOCK),
                          .HREADY (intf.HREADY),
                          .HPROT (intf.HPROT),
                          .HRDATA (intf.HRDATA),
                          .HRESP (intf.HRESP)
                      );
endmodule
```

# 11 top\_main.sv

1. It consists of a top module.

```
bit clk,reset,select;
inf pif(clk);
AHB u0 (pif);
tb_top p0 (pif);

initial
begin
    #1000000 ;
$stop;
end

always #5 clk=~clk;
```

- 1. This module is responsible to generate a clock signal
- 2. It creates an interface block and passes a clock signal to it
- 3. It creates an instance of AHB module, tb\_top program block and passes the interface to both of them.

#### 12 Problems faced

- 1. The first problem faced was the order in which the various files of class based test bench had to be included in the module. After studying the structure in which different files got compiled, the correct order of including files was found.
- 2. There are multiple test cases present in the top level test bench. However tha main question was where were these test cases going to be written (generator or driver). If the test cases were written in driver the way in which driver sent signals to the DUV had to be hardcoded. This would limit the resuability feature of the test bench. So the driver was kept generic and various deterministic/ random test cases were listed in the generator.
- 3. There were multiple issues faced while designing the scoreboard. Most of them were based on synchronization issues. Issues were also faced in designing checking logic for SINGLE read/write operations as both the address and data phase for these operations had HTRANS as NONSEQ.