
Problem

Implement a D Flip Flop with asynchronous reset

Design

Circuit



Testbench

```
module tb( );
reg rst,clk;reg [0:0] in;
wire[0:0] out;
d_ff a1(in,clk,rst,out);
always #5 clk=~clk;
initial begin
clk=0;rst=1;
repeat(2)begin
#3
in={$random}%2;
#7;
rst=0;
repeat(5)begin
#3
in={$random}%2;
#7;
rst=1;
repeat(2)begin
in={$random}%2;
#7;
endmodule
```

Waveform

