






#100rtldays Challenge EXPERIENCE THE JOY OF LEARNING

#Day6: Implement the circuit. A is the module used #Day4 challenge and B is the module used #Day5 challenge.
















<u>Design</u>

```
A A2(x,y,z3);
B B2(x,y,z4);
or a(z5,z1,z2);
and b(z6,z3,z4);
xor c(z,z5,z6);
endmodule
```

Circuit



Testbench

```
`timescale 1ns/1ns
module tb;
  reg x,y;
  wire z;

C a2(x,y,z);

initial begin
    $dumpfile("test.vcd");
  $dumpvars;
  end

initial begin
  x=0;y=0;
```

```
#200 x=1;
#200 x=0;y=1;
#200 x=1;
#200
$finish;
end
endmodule
```

Waveform

