
# Architekturen und Entwurf von Rechnersystemen Besprechung Übungsblatt 2



Wintersemester 2022/2023

**Johannes Wirth** 

Fachgebiet Eingebettete Systeme und ihre Anwendungen





# **Einfache Pipeline**






Abbildung: Pipeline aus Aufgabe 2.1.



```
TECHNISCHE UNIVERSITÄT DARMSTADT
```

```
1 FIFOF#(Int#(32)) fifo_in <- mkFIFOF;
2 FIFO#(Int#(32)) fifo_out <- mkFIFO;
3
4 Vector#(4, Reg#(Maybe#(Int#(32)))) regs <- replicateM(mkReg(tagged Invalid));
5
6 Vector#(3, Reg#(Int#(32))) params <- replicateM(mkRegU);</pre>
```






```
1 FIFOF#(Int#(32)) fifo_in <- mkFIFOF;
2 FIFO#(Int#(32)) fifo_out <- mkFIFO;
3
4 Vector#(4, Reg#(Maybe#(Int#(32)))) regs <- replicateM(mkReg(tagged Invalid));
5 Vector#(3, Reg#(Int#(32))) params <- replicateM(mkRegU);</pre>
```





```
1 FIFOF#(Int#(32)) fifo_in <- mkFIFOF;
2 FIFO#(Int#(32)) fifo_out <- mkFIFO;
3
4 Vector#(4, Reg#(Maybe#(Int#(32)))) regs <- replicateM(mkReg(tagged Invalid));</pre>
```





```
TECHNISCHE UNIVERSITÄT DARMSTADT
```

```
1 FIFOF#(Int#(32)) fifo_in <- mkFIFOF;
2 FIFO#(Int#(32)) fifo_out <- mkFIFO;
3
4 Vector#(4, Reg#(Maybe#(Int#(32)))) regs <- replicateM(mkReg(tagged Invalid));
5
6 Vector#(3, Reg#(Int#(32))) params <- replicateM(mkRegU);</pre>
```



Modul mkSimplePipeline



#### Regel:

```
1 rule all together;
      // Stage 0
      if (fifo in.notEmpty) begin
         let x = fifo in.first; fifo in.deg;
         regs[0] \le tagged Valid (x + params[0]);
      end else begin
         regs[0] \le tagged Invalid:
      end
Q
      // Stage 1
10
      if (regs[0] matches tagged Valid .x) begin
11
         regs[1] \le tagged Valid (x * params[1]);
12
      end else begin
13
         regs[1] <= tagged Invalid;
14
15
      end
16
17
```





```
...
      // Stage 2
      if (regs[1] matches tagged Valid .x) begin
         regs[2] <= tagged Valid (x * params[2]);
      end else begin
         regs[2] <= tagged Invalid;
      end
9
      // Stage 3
10
      if (regs[2] matches tagged Valid .x) begin
11
         regs[3] <= tagged Valid (x / 4); // alternatively » 2
12
      end else begin
13
         regs[3] \le tagged Invalid:
14
15
      end
16
      // Stage 4
17
      if (regs[3] matches tagged Valid .x) begin
18
19
         fifo out.eng(x + 128);
      end
20
21 endrule
```



Modul mkSimplePipeline



#### Interface Definition:

```
1 method Action setParam(UInt#(2) addr, Int#(32) val);
      params[addr] \le val;
3 endmethod
  interface CalcUnit calc:
      method Action put(Int\#(32) x);
         fifo in.eng(x);
      endmethod
      method ActionValue#(Int#(32)) result();
10
         fifo out.deg();
11
12
         return fifo out.first;
      endmethod
13
14 endinterface
```





■ Die Pipeline ist **statisch** 





- Die Pipeline ist **statisch** 
  - Die Latenz ist immer gleich (datenunabhängig)





- Die Pipeline ist statisch
  - Die Latenz ist immer gleich (datenunabhängig)
- Die Pipeline ist **starr**





- Die Pipeline ist **statisch** 
  - Die Latenz ist immer gleich (datenunabhängig)
- Die Pipeline ist starr
  - Die Daten bewegen sich im Gleichschritt durch die Pipeline





- Die Pipeline ist statisch
  - Die Latenz ist immer gleich (datenunabhängig)
- Die Pipeline ist starr
  - Die Daten bewegen sich im Gleichschritt durch die Pipeline
  - Implementierung aller Stufen in einer Regel









Package StmtFSM





- Package StmtFSM
- Definition der FSMs über Stmt (eigene Sprache innerhalb von BSV)





- Package StmtFSM
- Definition der FSMs über stmt (eigene Sprache innerhalb von BSV)
  - seq s1; s2;endseq: Ablauf von s1 und s2 sequenziell (in verschiedenen Takten, s2 nach s1)





- Package StmtFSM
- Definition der FSMs über Stmt (eigene Sprache innerhalb von BSV)
  - seq s1; s2;endseq: Ablauf von s1 und s2 sequenziell (in verschiedenen Takten, s2 nach s1)
  - par s1; s2;endpar: Ablauf von s1 und s2 nebenläufig (potenziell im gleichen Takt, unabhängig voneinander)





- Package StmtFSM
- Definition der FSMs über Stmt (eigene Sprache innerhalb von BSV)
  - seq s1; s2;endseq: Ablauf von s1 und s2 sequenziell (in verschiedenen Takten, s2 nach s1)
  - par s1; s2;endpar: Ablauf von s1 und s2 nebenläufig (potenziell im gleichen Takt, unabhängig voneinander)
  - action...endaction: Atomarer Action-Block (Inhalt wird innerhalb eines Takts ausgeführt)





- Package StmtFSM
- Definition der FSMs über Stmt (eigene Sprache innerhalb von BSV)
  - seq s1; s2;endseq: Ablauf von s1 und s2 sequenziell (in verschiedenen Takten, s2 nach s1)
  - par s1; s2;endpar: Ablauf von s1 und s2 nebenläufig (potenziell im gleichen Takt, unabhängig voneinander)
  - action...endaction: Atomarer Action-Block (Inhalt wird innerhalb eines Takts ausgeführt)
  - □ for(...) s1;/while(...) s1;: Wiederholte sequenzielle Auführung von s1





- Package StmtFSM
- Definition der FSMs über Stmt (eigene Sprache innerhalb von BSV)
  - seq s1; s2;endseq: Ablauf von s1 und s2 sequenziell (in verschiedenen Takten, s2 nach s1)
  - par s1; s2;endpar: Ablauf von s1 und s2 nebenläufig (potenziell im gleichen Takt, unabhängig voneinander)
  - action...endaction: Atomarer Action-Block (Inhalt wird innerhalb eines Takts ausgeführt)
  - □ for(...) s1;/while(...) s1;: Wiederholte sequenzielle Auführung von s1
  - □ if(...) s1; else s2;: Bedingte Ausführung von Statements





Schleifen in BSV





- Schleifen in BSV
  - strukturelle Verfielfältigung
  - Bsp: erzeuge mehrere "Instanzen" (von Registern, Regeln, ...)





- Schleifen in BSV
  - strukturelle Verfielfältigung
  - Bsp: erzeuge mehrere "Instanzen" (von Registern, Regeln, ...)
- Schleifen in StmtFSM





- Schleifen in BSV
  - strukturelle Verfielfältigung
  - Bsp: erzeuge mehrere "Instanzen" (von Registern, Regeln, ...)
- Schleifen in StmtFSM
  - zeitbasiertes Verhalten
  - Bsp: Körper wird mehrmals in verschiedenen Takten ausgeführt





```
1 Stmt s = seq
     dut.setParam(0, 42):
     dut.setParam(1, 2);
     dut.setParam(2, 13);
     $display("Initialized parameters, starting test...");
     par
      sea
        for(idx put \leq 0; idx put \leq 10; idx put \leq 10; idx put \leq 10; idx put \leq 10; idx put \leq 10
          dut.calc.put(unpack(pack(idx put)));
         // unpack(pack()) to cast from uint to int
10
        endaction
11
        dut.setParam(0, 7):
12
        dut.setParam(1, 3);
13
14
        dut.setParam(2, 17);
        for(idx\_put \le 10; idx\_put \le 20; idx\_put \le idx\_put + 1) action
15
          dut.calc.put(unpack(pack(idx put)));
16
        endaction
17
      endsea
18
19
```





```
1 Stmt s = seq
    dut.setParam(0, 42);
     dut.setParam(1, 2);
     dut.setParam(2, 13);
     $display("Initialized parameters, starting test..."):
     par
      sea
        for(idx put \leq 0; idx put \leq 10; idx put \leq 10; idx put \leq 10; idx put \leq 10; idx put \leq 10
          dut.calc.put(unpack(pack(idx put)));
         // unpack(pack()) to cast from uint to int
10
        endaction
11
        dut.setParam(0, 7):
12
        dut.setParam(1, 3);
13
14
        dut.setParam(2, 17):
        for(idx\_put \le 10; idx\_put \le 20; idx\_put \le idx\_put + 1) action
15
          dut.calc.put(unpack(pack(idx put)));
16
        endaction
17
      endsea
18
19
```





```
1 Stmt s = seq
     dut.setParam(0, 42):
     dut.setParam(1, 2);
     dut.setParam(2, 13);
    $display("Initialized parameters, starting test...");
     par
        for(idx put \leq 0; idx put \leq 10; idx put \leq 10; idx put \leq 10; idx put \leq 10; idx put \leq 10
          dut.calc.put(unpack(pack(idx put)));
         // unpack(pack()) to cast from uint to int
10
        endaction
11
        dut.setParam(0, 7):
12
        dut.setParam(1, 3);
13
14
        dut.setParam(2, 17);
        for(idx\_put \le 10; idx\_put \le 20; idx\_put \le idx\_put + 1) action
15
          dut.calc.put(unpack(pack(idx put)));
16
        endaction
17
      endsea
18
19
```





```
1 Stmt s = seq
    dut.setParam(0, 42):
    dut.setParam(1, 2);
    dut.setParam(2, 13);
    $display("Initialized parameters, starting test...");
6
    par
     seq
       tor(idx put \le 0; idx put \le 10; idx put \le idx put + 1) action
8
         dut.calc.put(unpack(pack(idx put)));
         // unpack(pack()) to cast from uint to int
10
       endaction
11
       dut.setParam(0, 7):
12
       dut.setParam(1, 3);
13
14
       dut.setParam(2, 17);
        for(idx\_put \le 10; idx\_put \le 20; idx\_put \le idx\_put + 1) action
15
         dut.calc.put(unpack(pack(idx put)));
16
       endaction
17
      endsea
18
19
```





```
1 Stmt s = seq
                        dut.setParam(0, 42):
                        dut.setParam(1, 2);
                        dut.setParam(2, 13);
                        $display("Initialized parameters, starting test...");
                        par
                                sea
                                     for(idx put \leq 0; idx put \leq 10; idx put \leq
                                                dut.calc.put(unpack(pack(idx put)));
                                               // unpack(pack()) to cast from uint to int
 10
                                       endaction
11
                                       dut.setParam(0, 7):
12
                                       dut.setParam(1, 3);
13
14
                                       dut.setParam(2, 17);
                                       for(idx\_put \le 10; idx\_put \le 20; idx\_put \le idx\_put + 1) action
15
                                                dut.calc.put(unpack(pack(idx put)));
16
                                       endaction
17
                                endsea
18
10
```





```
1 Stmt s = seq
                        dut.setParam(0, 42):
                        dut.setParam(1, 2);
                        dut.setParam(2, 13);
                        $display("Initialized parameters, starting test...");
                        par
                              sea
                                       for(idx put \leq 0; idx put \leq 10; idx put \leq
                                                dut.calc.put(unpack(pack(idx put)));
                                                // unpack(pack()) to cast from uint to int
 10
                                       endaction
11
                                       dut.setParam(0, 7):
12
                                       dut.setParam(1, 3);
13
14
                                       dut.setParam(2, 17);
                                       for(idx\_put \le 10; idx\_put \le 20; idx\_put \le idx\_put + 1) action
15
                                                dut.calc.put(unpack(pack(idx put)));
16
                                       endaction
17
                                endsea
18
19
```





```
sea
      for(idx get \leq 0; idx get \leq 20; idx get \leq 1) action
       $display("Checking result for %d", idx get);
       let t <- dut.calc.result();</pre>
       if(t == testvec[idx get])
          correct tests \leq correct tests + 1:
       else $display("Expected %d, got %d.", testvec[idx_get], t);
      endaction
    endsea
11 endpar
12 $\display(\"\%d of 20 tests passed.", correct tests);
13 if(correct tests == 20) $display("SUCCESS!");
14 else $display("FAILURE!");
15 $finish():
16 endseq;
```





```
sea
      for(idx get \leq 0; idx get \leq 20; idx get \leq 1) action
       $display("Checking result for %d", idx get);
       let t <- dut.calc.result();</pre>
       if(t == testvec[idx get])
          correct tests \leq correct tests + 1:
       else $display("Expected %d, got %d.", testvec[idx_get], t);
      endaction
    endseg
11 endpar
12 $\display(\"\%d of 20 tests passed.", correct tests);
13 if(correct tests == 20) $display("SUCCESS!");
14 else $display("FAILURE!"):
15 $finish():
16 endseq;
```





```
sea
      for(idx get \leq 0; idx get \leq 20; idx get \leq 1) action
       $display("Checking result for %d", idx get);
       let t <- dut.calc.result():
       if(t = = testvec[idx get])
          correct tests \leq correct tests + 1:
       else $display("Expected %d, got %d.", testvec[idx_get], t);
      endaction
    endsea
11 endpar
12 $\display(\"\%d of 20 tests passed.", correct tests);
13 if(correct tests == 20) $display("SUCCESS!");
14 else $display("FAILURE!"):
15 $finish():
16 endseq;
```



# **FSM Testbench - Instanziierung**





### **FSM Testbench - Instanziierung**



FSM fsm <- mkFSM(stmt) - fsm.start(), fsm.done()</li>



### FSM Testbench - Instanziierung



- FSM fsm <- mkFSM(stmt) fsm.start(), fsm.done()</li>
- 2. mkAutoFSM(stmt) Direkter Start, läuft einmal



### FSM Testbench - Instanziierung



- 1. FSM fsm <- mkFSM(stmt) fsm.start(), fsm.done()
- 2. mkAutoFSM(stmt) Direkter Start, läuft einmal
- FSM fsm <- mkFSMWithPred(stmt, bool) mkFSM, Zustandsänderung nur wenn bool ==
   <p>True





```
1 \operatorname{Reg}\#(\operatorname{int})\operatorname{ctr} <-\operatorname{mkReg}(0);
 3 Stmt s1 = seq
     $display("%t : %d", $time(), ctr);
     ctr \le ctr + 1;
     $display("%t : %d", $time(), ctr);
     par
       sea
         $\display(\"\tag{t}: \d\", \$\time(), \ctr);
       endsea
10
11
       seq
12
         action
13
           ctr \le ctr + 1:
14
           $\display(\("\%t : \%d\", \$time(), \ctr);
         endaction
15
         $display("%t, %d", $time(), ctr);
16
       endseq
17
     endpar
19 endseq;
```





```
1 \operatorname{Reg}\#(\operatorname{int})\operatorname{ctr} <-\operatorname{mkReg}(0);
 3 Stmt s1 = seq
     $display("%t : %d", $time(), ctr);
     ctr \le ctr + 1;
     $display("%t : %d", $time(), ctr);
     par
       sea
         $\display(\"\tag{t}: \d\", \$\time(), \ctr);
       endsea
10
11
       seq
12
         action
13
           ctr \le ctr + 1:
14
           $\display(\("\%t : \%d\", \$time(), \ctr);
         endaction
15
         $display("%t, %d", $time(), ctr);
16
       endseq
17
     endpar
19 endseq;
```





```
1 \operatorname{Reg}\#(\operatorname{int})\operatorname{ctr} <-\operatorname{mkReg}(0);
 3 Stmt s1 = seq
     $display("%t : %d", $time(), ctr);
     ctr \le ctr + 1;
     $display("%t : %d", $time(), ctr);
     par
       sea
         $\display(\"\tag{t}: \d\", \$\time(), \ctr);
       endsea
10
11
       seq
12
         action
13
          ctr \le ctr + 1:
14
           $\display(\("\%t : \%d\", \$time(), \ctr);
         endaction
15
         $display("%t, %d", $time(), ctr);
16
       endseq
17
     endpar
19 endseq;
```





```
1 \operatorname{Reg}\#(\operatorname{int})\operatorname{ctr} <-\operatorname{mkReg}(0);
 3 Stmt s1 = seq
     $display("%t : %d", $time(), ctr);
     ctr <= ctr + 1;
     $display("%t : %d", $time(), ctr);
     par
       sea
         $\display("\%t : \%d", \$\time(), \ctr);
       endsea
10
11
       seq
12
         action
13
          ctr \le ctr + 1:
14
           $\display(\("\%t : \%d\", \$time(), \ctr);
         endaction
15
         $\display(\("\%t, \%d", \$time(), \ctr);
16
       endseq
17
     endpar
19 endseq;
```



```
1 \operatorname{Reg}\#(\operatorname{int})\operatorname{ctr} <-\operatorname{mkReg}(0);
 3 Stmt s1 = seq
     $display("%t : %d", $time(), ctr);
     ctr \le ctr + 1:
     $display("%t : %d", $time(), ctr);
     par
       sea
         $\display("\%t : \%d", \$\time(), \ctr);
       endsea
10
11
       seq
12
         action
13
          ctr \le ctr + 1:
           \text{$display("\%t : \%d", $time(), ctr):}
14
         endaction
15
         $\display(\("\%t, \%d", \$time(), \ctr);
16
       endseq
17
     endpar
19 endseq;
```





```
1 \operatorname{Reg}\#(\operatorname{int})\operatorname{ctr} <-\operatorname{mkReg}(0);
 3 Stmt s1 = seq
     $display("%t : %d", $time(), ctr);
     ctr \le ctr + 1:
     $display("%t : %d", $time(), ctr);
     par
       sea
         $\display("\%t : \%d", \$\time(), \ctr);
       endsea
10
11
       seq
12
         action
13
           ctr \le ctr + 1:
           $\text{display("\text{%d", $time(), ctr);}} \frac{1}{3}
14
         endaction
15
         $\display(\("\%t, \%d", \$time(), \ctr); 2
16
       endseq
17
     endpar
19 endseq;
```





```
1 \operatorname{Reg}\#(\operatorname{int})\operatorname{ctr} <-\operatorname{mkReg}(0);
 3 Stmt s2 = seq
     $display("%t: %d", $time(), ctr);
     ctr <= ctr + 1;
     $display("%t : %d", $time(), ctr);
     par
       seq
         $\display(\"\tag{t}: \d\", \$\time(), \ctr);
       endsea
10
11
       sea
      ctr \le ctr + 1:
12
         $display("%t : %d", $time(), ctr);
13
         $display("%t, %d", $time(), ctr);
14
15
       endsea
     endpar
17 endseq;
```





```
1 \operatorname{Reg}\#(\operatorname{int})\operatorname{ctr} <-\operatorname{mkReg}(0);
 3 Stmt s2 = seq
     $display("%t : %d", $time(), ctr):
     ctr <= ctr + 1;
     $display("%t : %d", $time(), ctr);
     par
       seq
         $\display(\"\tag{t}: \d\", \$\time(), \ctr);
       endsea
10
11
       sea
      ctr \le ctr + 1:
12
         $display("%t : %d", $time(), ctr);
13
         $display("%t, %d", $time(), ctr);
14
15
       endsea
     endpar
17 endseq;
```





```
1 \operatorname{Reg}\#(\operatorname{int})\operatorname{ctr} <-\operatorname{mkReg}(0);
 3 Stmt s2 = seq
     $display("%t : %d", $time(), ctr):
     ctr \le ctr + 1;
     $display("%t : %d", $time(), ctr);
     par
       seq
         $\display(\"\tag{t}: \d\", \$\time(), \ctr);
       endsea
10
11
       sea
      ctr \le ctr + 1:
12
         $display("%t : %d", $time(), ctr);
13
         $display("%t, %d", $time(), ctr);
14
15
       endsea
     endpar
17 endseq;
```





```
1 \operatorname{Reg}\#(\operatorname{int})\operatorname{ctr} <-\operatorname{mkReg}(0);
 3 Stmt s2 = seq
     $display("%t : %d", $time(), ctr):
     ctr \le ctr + 1;
      $display("%t : %d", $time(), ctr);
      par
         $\,\text{display("\text{%t} : \text{\text{\sigma}d", $\text{$time(), ctr);}} \, 1
       endsea
10
11
       sea
       ctr \le ctr + 1:
12
         $display("%t : %d", $time(), ctr);
13
         $display("%t, %d", $time(), ctr);
14
15
        endsea
     endpar
17 endseq;
```





```
1 \operatorname{Reg}\#(\operatorname{int})\operatorname{ctr} <-\operatorname{mkReg}(0);
 3 Stmt s2 = seq
     $display("%t : %d", $time(), ctr):
     ctr \le ctr + 1;
     $display("%t : %d", $time(), ctr);
      par
         $\,\text{display("\text{%t} : \text{\text{\sigma}d", $\text{$time(), ctr);}} \, 1
       endsea
10
11
       sea
       ctr \le ctr + 1:
12
         $display("%t: %d", $time(), ctr); 2
13
         $display("%t, %d", $time(), ctr);
14
15
       endsea
     endpar
17 endseq;
```





```
1 \operatorname{Reg}\#(\operatorname{int})\operatorname{ctr} <-\operatorname{mkReg}(0);
 3 Stmt s2 = seq
      $\display("\%t : \%d", \$\time(), \ctr);
     ctr \le ctr + 1;
      $display("%t : %d", $time(), ctr);
      par
          $\,\text{display("\text{%t} : \text{\text{\sigma}d", $\text{$time(), ctr);}} \, 1
        endsea
10
11
        sea
       ctr \le ctr + 1:
12
          $\display(\("\%t : \%d\", \$\time(), \ctr); \quad 2
13
          $\display(\("\%t, \%d", \$time(), \ctr); \)
14
15
        endsea
      endpar
17 endseq;
```





```
1 Stmt s3 = seq
    $display("%t : %d", $time(), ctr);
    ctr \le ctr + 1;
    $display("%t : %d", $time(), ctr);
    par
      seq
       $display("%t : %d", $time(), ctr);
       action
         ctr \le ctr + 1;
         ctr \le ctr + 1:
10
       endaction
11
       $display("%t: %d", $time(), ctr);
12
13
      endsea
14
      sea
     ctr \le ctr + 1:
15
       $display("%t : %d", $time(), ctr);
16
       $display("%t, %d", $time(), ctr);
17
      endsea
18
    endpar
20 endseq;
```





```
1 Stmt s3 = seq
    $display("%t : %d", $time(), ctr);
    ctr \le ctr + 1;
    $display("%t : %d", $time(), ctr);
    par
     seq
       $display("%t : %d", $time(), ctr);
       action
        ctr <= ctr + 1; ER-
        ctr <= ctr + 1; ROR
10
       endaction
11
       $display("%t: %d", $time(), ctr);
12
13
      endsea
14
      sea
     ctr \le ctr + 1:
15
       $display("%t : %d", $time(), ctr);
16
       $display("%t, %d", $time(), ctr);
17
      endsea
18
    endpar
20 endseq;
```



### FSMs - Compilerfehler/-Warnungen



- 1 Warning: "ALUTest.bsv", line 96, column 10: (G0117)
- 2 Rule 'checkFSM\_action\_l110c9' shadows the effects of 'uut\_pow\_calc' when
- they execute in the same clock cycle. Affected method calls:
- 4 uut\_pow\_opB.write, uut\_pow\_result.write
- 5 To silence this warning, use the '-no-warn-action-shadowing' flag.





# Fragen zu StmtFSMs?





Motivation:





- Motivation:
  - Wiederverwendbarkeit von häufigem I/O-Verhalten





- Motivation:
  - Wiederverwendbarkeit von häufigem I/O-Verhalten
  - Redundanzvermeidung





- Motivation:
  - Wiederverwendbarkeit von häufigem I/O-Verhalten
  - Redundanzvermeidung
  - Code-Strukturierung





- Motivation:
  - Wiederverwendbarkeit von häufigem I/O-Verhalten
  - Redundanzvermeidung
  - Code-Strukturierung
  - $\Rightarrow \textbf{Schnellerer Designentwurf}$



#### **Modulare Pipeline - Interface Deklarationen**



- 1 interface CalcUnit;
  2 method Action put(Int#(32) x);
  3 method ActionValue#(Int#(32)) result();
- 4 endinterface



#### **Modulare Pipeline - Interface Deklarationen**



```
interface CalcUnit;
method Action put(Int#(32) x);
method ActionValue#(Int#(32)) result();
endinterface
interface CalcUnitChangeable;
interface CalcUnit calc;
method Action setParameter(Int#(32) param);
endinterface
```



#### **Pipeline Aufbau**






Abbildung: Aufbau der Pipeline





```
1 module mkAddA(CalcUnitChangeable);
    \text{Reg}\#(\text{Int}\#(32)) a <- mkRegU;
    Wire#(Int#(32)) in <- mkWire:
    method Action setParameter(Int#(32) param);
      a <= param;
    endmethod
    interface CalcUnit calc:
      method Action put(Int#(32) x);
10
       in \leq x:
11
      endmethod
12
13
14
      method ActionValue#(Int#(32)) result():
       noAction:
15
       return in + a:
16
      endmethod
17
    endinterface
  endmodule
```





```
1 module mkAddA(CalcUnitChangeable);
    \text{Reg}\#(\text{Int}\#(32)) a <- mkRegU;
    Wire#(Int#(32)) in <- mkWire;
    method Action setParameter(Int#(32) param);
      a <= param;
    endmethod
    interface CalcUnit calc:
      method Action put(Int#(32) x);
10
       in \leq x:
11
      endmethod
12
13
14
      method ActionValue#(Int#(32)) result():
       noAction:
15
       return in + a:
16
      endmethod
17
    endinterface
  endmodule
```





```
1 module mkAddA(CalcUnitChangeable);
    \text{Reg}\#(\text{Int}\#(32)) a <- mkRegU;
    Wire#(Int#(32)) in <- mkWire:
    method Action setParameter(Int#(32) param);
     a \le param:
    endmethod
    interface CalcUnit calc:
      method Action put(Int#(32) x);
10
       in \leq x:
11
      endmethod
12
13
14
      method ActionValue#(Int#(32)) result():
       noAction:
15
       return in + a:
16
      endmethod
17
    endinterface
  endmodule
```





```
1 module mkAddA(CalcUnitChangeable);
    \text{Reg}\#(\text{Int}\#(32)) a <- mkRegU;
    Wire#(Int#(32)) in <- mkWire:
    method Action setParameter(Int#(32) param);
      a <= param;
    endmethod
    interface CalcUnit calc:
      method Action put(Int#(32) x);
10
       in \leq x:
11
      endmethod
12
13
      method ActionValue#(Int#(32)) result():
14
       noAction:
15
       return in + a:
16
      endmethod
17
    endinterface
  endmodule
```





```
1 CalcUnitChangeable stage1 <- mkAddA:
2 CalcUnitChangeable stage2 <- mkMul;
3 CalcUnitChangeable stage3 <- mkMul;
4 CalcUnit stage4 <- mkDiv4:
 5 CalcUnit stage5 <- mkAdd128;
7 Vector#(3, CalcUnitChangeable) changeables:
8 changeables [0] = stage 1:
9 changeables [1] = stage 2:
10 changeables [2] = stage 3;
11
12 Vector#(5, CalcUnit) stages:
13 stages[0] = stage1.calc:
14 stages [1] = stage 2.calc:
15 stages[2] = stage3.calc:
16 stages [3] = stage 4;
17 stages[4] = stage5;
18
  FIFOF#(Int#(32)) fifo in <- mkFIFOF:
20 FIFO\#(Int\#(32)) fifo out <- mkFIFO:
21 Vector#(4, Array#(Reg#(Maybe#(Int#(32))))) regs <- replicateM(mkCReg(2, tagged Invalid));
```





```
1 CalcUnitChangeable stage1 <- mkAddA:
  CalcUnitChangeable stage2 <- mkMul;
  CalcUnitChangeable stage3 <- mkMul:
  CalcUnit stage4 <- mkDiv4:
  CalcUnit stage5 <- mkAdd128;
7 Vector#(3, CalcUnitChangeable) changeables:
 8 changeables [0] = stage 1:
  changeables 1 = \text{stage} 2:
  changeables [2] = stage 3;
11
12 Vector#(5, CalcUnit) stages:
13 stages[0] = stage1.calc:
14 stages [1] = stage 2.calc:
15 stages[2] = stage3.calc:
16 stages [3] = stage 4;
17 stages[4] = stage5;
18
  FIFOF#(Int#(32)) fifo in <- mkFIFOF:
20 FIFO\#(Int\#(32)) fifo out <- mkFIFO:
21 Vector#(4, Array#(Reg#(Maybe#(Int#(32))))) regs <- replicateM(mkCReg(2, tagged Invalid));
```





```
1 CalcUnitChangeable stage1 <- mkAddA:
2 CalcUnitChangeable stage2 <- mkMul;
3 CalcUnitChangeable stage3 <- mkMul;
4 CalcUnit stage4 <- mkDiv4:
 5 CalcUnit stage5 <- mkAdd128;
 7 Vector#(3, CalcUnitChangeable) changeables:
  changeables [0] = \text{stage1}:
  changeables [1] = stage 2:
10 changeables[2] = stage3:
11
  Vector#(5, CalcUnit) stages;
13 stages[0] = stage1.calc:
14 stages [1] = stage 2.calc:
15 stages[2] = stage3.calc:
16 stages[3] = stage4:
17 stages[4] = stage5;
  FIFOF#(Int#(32)) fifo in <- mkFIFOF:
20 FIFO#(Int#(32)) fifo_out <- mkFIFO;
21 Vector#(4, Array#(Reg#(Maybe#(Int#(32))))) regs <- replicateM(mkCReg(2, tagged Invalid));
```





```
1 CalcUnitChangeable stage1 <- mkAddA:
2 CalcUnitChangeable stage2 <- mkMul;
3 CalcUnitChangeable stage3 <- mkMul;
4 CalcUnit stage4 <- mkDiv4:
 5 CalcUnit stage5 <- mkAdd128;
7 Vector#(3, CalcUnitChangeable) changeables:
  changeables [0] = stage 1:
  changeables 1 = \text{stage} 2:
  changeables [2] = stage 3;
11
  Vector#(5, CalcUnit) stages:
  stages[0] = stage1.calc:
14 stages 1 = \text{stage2.calc}:
15 stages[2] = stage3.calc:
16 stages [3] = stage 4:
17 stages [4] = stage 5;
18
19 FIFOF#(Int#(32)) fifo in <- mkFIFOF:
20 FIFO#(Int#(32)) fifo_out <- mkFIFO;
21 Vector#(4, Array#(Reg#(Maybe#(Int#(32))))) regs <- replicateM(mkCReg(2, tagged Invalid));
```





```
1 CalcUnitChangeable stage1 <- mkAddA:
2 CalcUnitChangeable stage2 <- mkMul;
3 CalcUnitChangeable stage3 <- mkMul;
4 CalcUnit stage4 <- mkDiv4:
 5 CalcUnit stage5 <- mkAdd128;
7 Vector#(3, CalcUnitChangeable) changeables:
8 changeables [0] = stage 1:
  changeables 1 = \text{stage} 2:
  changeables [2] = stage 3;
11
  Vector#(5, CalcUnit) stages:
13 stages[0] = stage1.calc:
14 stages 1 = \text{stage2.calc}:
15 stages[2] = stage3.calc:
16 stages [3] = stage 4:
17 stages[4] = stage5;
18
  FIFOF#(Int#(32)) fifo in <- mkFIFOF:
20 FIFO#(Int#(32)) fifo_out <- mkFIFO;
21 Vector#(4, Array#(Reg#(Maybe#(Int#(32)))))) regs <- replicateM(mkCReg(2, tagged Invalid));
```





```
1 CalcUnitChangeable stage1 <- mkAddA:
2 CalcUnitChangeable stage2 <- mkMul;</p>
3 CalcUnitChangeable stage3 <- mkMul;
4 CalcUnit stage4 <- mkDiv4:
 5 CalcUnit stage5 <- mkAdd128;
7 Vector#(3, CalcUnitChangeable) changeables:
8 changeables [0] = stage 1:
  changeables 1 = \text{stage} 2:
10 changeables [2] = stage 3;
11
  Vector#(5, CalcUnit) stages:
13 stages[0] = stage1.calc:
14 stages 1 = \text{stage2.calc}:
15 stages[2] = stage3.calc:
16 stages [3] = stage 4:
17 stages[4] = stage5;
18
  FIFOF#(Int#(32)) fifo in <- mkFIFOF:
20 FIFO\#(Int\#(32)) fifo out <- mkFIFO:
21 Vector#(4, Array#(Reg#(Maybe#(Int#(32))))) regs <- replicateM(mkCReg(2, tagged Invalid));
```



#### **Pipeline Aufbau**






Abbildung: Aufbau der Pipeline



TECHNISCHE UNIVERSITÄT DARMSTADT

#### Regeln:

```
1 for(Integer i = 0; i < 5; i = i + 1) begin
      rule push;
          if (i == 0)
             stages[i].put(fifo in.first);
          else if (regs[i-1][0] matches tagged Valid .x)
             stages[i].put(x):
      endrule
   end
Q
   for(Integer i = 1; i < 4; i = i + 1) begin
      rule pull if (regs[i][1] matches tagged Invalid &&& isValid(regs[i-1][0]));
11
          regs[i-1][0] \le tagged Invalid;
12
         let t <- stages[i].result();</pre>
13
          regs[i][1] <= tagged Valid t;
14
      endrule
15
16 end
```



TECHNISCHE UNIVERSITÄT DARMSTADT

#### Regeln:

```
1 for(Integer i = 0; i < 5; i = i + 1) begin
      rule push;
          if (i == 0)
             stages[i].put(fifo in.first);
          else if (regs[i-1][0] matches tagged Valid .x)
             stages[i].put(x):
      endrule
   end
Q
   for(Integer i = 1; i < 4; i = i + 1) begin
      rule pull if (regs[i][1] matches tagged Invalid &&& isValid(regs[i-1][0]));
11
          regs[i-1][0] \le tagged Invalid;
12
         let t <- stages[i].result();</pre>
13
          regs[i][1] <= tagged Valid t;
14
      endrule
15
16 end
```



TECHNISCHE UNIVERSITÄT DARMSTADT

#### Regeln:

```
1 for(Integer i = 0; i < 5; i = i + 1) begin
      rule push;
         if (i == 0)
             stages[i].put(fifo in.first);
          else if (regs[i-1][0] matches tagged Valid .x)
             stages[i].put(x):
      endrule
   end
Q
   for(Integer i = 1; i < 4; i = i + 1) begin
      rule pull f (regs[i][1] matches tagged Invalid &&& isValid(regs[i-1][0]));
11
          regs[i-1][0] \le tagged Invalid;
12
         let t <- stages[i].result();</pre>
13
         regs[i][1] <= tagged Valid t;
14
      endrule
15
16 end
```



TECHNISCHE UNIVERSITÄT DARMSTADT

#### Regeln:

```
1 for(Integer i = 0; i < 5; i = i + 1) begin
      rule push;
         if (i == 0)
             stages[i].put(fifo in.first);
          else if (regs[i-1][0] matches tagged Valid .x)
             stages[i].put(x);
      endrule
   end
   for(Integer i = 1; i < 4; i = i + 1) begin
      rule pull f (regs[i][1] matches tagged Invalid &&& isValid(regs[i-1][0]));
11
          regs[i-1][0] \le tagged Invalid;
12
          let t <- stages[i].result();</pre>
13
         regs[i][1] \le tagged Valid t;
14
15
      endrule
16 end
```



TECHNISCHE UNIVERSITÄT DARMSTADT

#### Regeln:

```
1 for(Integer i = 0; i < 5; i = i + 1) begin
      rule push;
         if (i == 0)
             stages[i].put(fifo in.first);
          else if (regs[i-1][0] matches tagged Valid .x)
             stages[i].put(x);
      endrule
   end
   for(Integer i = 1; i < 4; i = i + 1) begin
      rule pull f (regs[i][1] matches tagged Invalid &&& isValid(regs[i-1][0]));
11
         regs[i-1][0] \le tagged Invalid;
12
         let t <- stages|i|.result();</pre>
13
          regs[i][1] <= tagged Valid t;
14
      endrule
15
16 end
```



Modul mkPipeline




#### Regeln:

```
1 for(Integer i = 0; i < 5; i = i + 1) begin
      rule push;
          if (i == 0)
             stages[i].put(fifo in.first);
          else if (regs[i-1][0] matches tagged Valid .x)
             stages[i].put(x);
      endrule
   end
Q
   for(Integer i = 1; i < 4; i = i + 1) begin
      rule pull f (regs[i][1] matches tagged Invalid &&& isValid(regs[i-1][0]))
11
          regs[i-1] 0] <= tagged Invalid;
12
          let t <- stages[i].result();</pre>
13
          regs[i][1] <= tagged Valid t;
14
      endrule
15
16 end
```



# **Modulare Pipeline - Pull und CReg**





Modul mkPipeline



#### Interface Definition:

```
1 method Action setParam(UInt#(2) addr, Int#(32) val) if(setParamAllowed);
      changeables[addr].setParameter(val);
3 endmethod
  interface CalcUnit calc:
      method Action put(Int#(32) x):
         fifo in.eng(x);
      endmethod
      method ActionValue#(Int#(32)) result();
10
         fifo out.deg();
11
         return fifo out.first:
12
      endmethod
13
14 endinterface
```





■ Die Pipeline ist **statisch** 





- Die Pipeline ist statisch
  - Die Latenz ist immer gleich (datenunabhängig)





- Die Pipeline ist statisch
  - Die Latenz ist immer gleich (datenunabhängig)
- Die Pipeline ist elastisch





- Die Pipeline ist statisch
  - Die Latenz ist immer gleich (datenunabhängig)
- Die Pipeline ist elastisch
  - Die Daten können sich unabhängig voneinander durch die Pipeline bewegen





- Die Pipeline ist statisch
  - Die Latenz ist immer gleich (datenunabhängig)
- Die Pipeline ist elastisch
  - Die Daten können sich unabhängig voneinander durch die Pipeline bewegen
  - Implementierung der Stufen in separaten Regeln





- Die Pipeline ist statisch
  - Die Latenz ist immer gleich (datenunabhängig)
- Die Pipeline ist elastisch
  - Die Daten können sich unabhängig voneinander durch die Pipeline bewegen
  - Implementierung der Stufen in separaten Regeln
- Die Pipeline unterstützt CalcUnits mit variabler Latenz
  - Die Pipeline ist dann dynamisch und elastisch



## **Ende Pipelines**



# Fragen zu Pipelines/Subinterfaces?









Bündelung verschiedener Typen in einem Obertyp





- Bündelung verschiedener Typen in einem Obertyp
- Im Gegensatz zu Structs nur ein Typ auf einmal aktiv





- Bündelung verschiedener Typen in einem Obertyp
- Im Gegensatz zu Structs nur ein Typ auf einmal aktiv
- Unterscheidung Anhand von Tag Bits

Beispiele:





- Bündelung verschiedener Typen in einem Obertyp
- Im Gegensatz zu Structs nur ein Typ auf einmal aktiv
- Unterscheidung Anhand von Tag Bits

#### Beispiele:

Maybe - Valid/Invalid





- Bündelung verschiedener Typen in einem Obertyp
- Im Gegensatz zu Structs nur ein Typ auf einmal aktiv
- Unterscheidung Anhand von Tag Bits

#### Beispiele:

- Maybe Valid/Invalid
- Prozessor Instruktionen R-Typ/I-Typ/J-Typ





```
    typedef union tagged {
    UInt#(32) Unsigned;
    Int#(32) Signed;
    } SignedOrUnsigned deriving(Eq. Bits);
```

```
0 0000 0000 0000 0000 0000 0000 0010 1010


1 1111 1111 1111 1111 1111 1111 1101 0110

Tag Inhalt
```





```
1 typedef union tagged {
2  UInt#(32) Unsigned;
3  Int#(32) Signed;
4 } SignedOrUnsigned deriving(Eq, Bits);
```







```
    typedef union tagged {
    UInt#(32) Unsigned;
    Int#(32) Signed;
    |SignedOrUnsigned deriving(Eq, Bits);
```

```
0 0000 0000 0000 0000 0000 0000 0010 1010


1 1111 1111 1111 1111 1111 1111 1101 0110

Tag Inhalt
```






```
1 typedef union tagged {
2  UInt#(32) Unsigned;
3  Int#(32) Signed;
4 } SignedOrUnsigned deriving(Eq, Bits);
```







```
1 typedef union tagged {
2   UInt#(32) Unsigned;
3   Int#(32) Signed;
4 } SignedOrUnsigned deriving(Eq, Bits);
==/!= pack/unpack
```





# Tagged Unions - Interface Änderungen



```
interface TU_Pipeline;
interface CalcUnit calc;
method Action setParam(UInt#(2) addr, SignedOrUnsigned val);
endinterface

// In Datei CalcUnits.bsv
interface CalcUnit;
method Action put(SignedOrUnsigned x);
method Action put(SignedOrUnsigned) result();
endinterface
interface CalcUnit calc;
method Action setParameter(SignedOrUnsigned param);
endinterface
```



#### **Tagged Unions - CalcUnitChangeable**



```
1 module mkAddA(CalcUnitChangeable);
    Reg#(SignedOrUnsigned) a <- mkRegU;
    Wire#(SignedOrUnsigned) in <- mkWire:
    Wire#(SignedOrUnsigned) out <- mkWire;
    /* RULES AUSGELASSEN */
    method Action setParameter(SignedOrUnsigned param);
       a <= param:
    endmethod
10
11
12
    interface CalcUnit calc:
     method Action put(SignedOrUnsigned x);
13
        in \leq x:
14
     endmethod
15
16
     method ActionValue#(SignedOrUnsigned) result();
17
        noAction:
18
19
        return out:
     endmethod
20
    endinterface
21
```



#### **Tagged Unions - CalcUnitChangeable Rules**



```
/* Untermodule ausgelassen */
    /* BULES */
    rule computeSigned(a matches tagged Signed .sa &&&
                   in matches tagged Signed .sin):
       out \leq tagged Signed (sa + sin);
    endrule
    rule computeUnsigned(a matches tagged Unsigned .usa &&&
                    in matches tagged Unsigned .usin);
10
       out \leq tagged Unsigned (usa + usin):
12
    endrule
13
    rule crash(pack(in)[32]!= pack(a)[32]); // if we input an unfitting value we crash
14
       $display("ERROR: mkAddA got wrong input!");
15
       $\,\text{display("Tag a: \%b, Tag in: \%b", pack(a)[32], pack(in)[32]);}
16
       $finish():
17
    endrule
18
19
20
    /* Interface Definition ausgelassen */
```





# Fragen zur Vorlesung oder zur Übung?

