

1. 解:(1) 流水级最长延时 MEM 2ns

$$T_{\text{pipe}} = 2\text{ns} + 0.1\text{ns} = 2.1\text{ns}$$

有 5 级流水化后的处理器时钟周期应为 2.1ns。

2) $S_{\text{overall}} = \frac{T_{\text{cycle}} \cdot \text{IC} \cdot \text{CPI}_{\text{cycle}}}{T_{\text{pipe}} \cdot \text{IC} \cdot \text{CPI}_{\text{pipe}}}$

$$\approx \frac{T_{\text{cycle}}}{T_{\text{pipe}}} \approx 3.33$$

加速比为 3.33

(3) 若机器拥有无限多个流水级，每个阶段需要时间趋于 0

$$T_{\text{pipe}} \approx 0.1\text{ns}$$

$$S_{\text{overall}} = \frac{T_{\text{cycle}} \cdot \text{IC} \cdot \text{CPI}_{\text{cycle}}}{T_{\text{pipe}} \cdot \text{IC} \cdot \text{CPI}_{\text{pipe}}} \approx \frac{T_{\text{cycle}}}{T_{\text{pipe}}} = 70$$

有相比原来单周期处理器的加速比极限是 70。

