

My program can compile on verilog but in modelsim, I can't get the results of the instruction. So that,I will show the testbench results of each module.s

1- Control Unit Module

```
# time = 0, opcode = 100011, RegWrite=1, AluSrc=1, RegDst=0, MemToReg=1, MemRead=1, MemWrite=0, Branch=0, AluOp1=0, AluOp0=0
# time = 20, opcode = 000100, RegWrite=0, AluSrc=0, RegDst=0, MemToReg=0, MemRead=0, MemWrite=0, Branch=1, AluOp1=0, AluOp0=1
```

First instruction opcode is load word and second instruction opcode is branch equal. These two instructions' output signals are true.

2- ALU Control

```
# time = 0, AluOp =10, func=100000, AluCtr=010
# time = 20, AluOp =10, func=100010, AluCtr=110
```

Two instructions' AluOp is "10" and these are R type instructions. First instruction's function part says that this instruction will make add operation at the ALU. So that this instruction's AluCtr is 010.

Second instruction's function part says that this instruction will make subtract operation at the ALU. So that this instruction's AluCtr is 110.

3- ALU Result

[illegible]

First instruction's AluCtr value is 000. This value says that ALU will make a and operation. So that, ALU make a and operation in the first instruction.

Second instruction's AluCtr value is 010. This value says that ALU will make a add operation. So that, ALU make a add operation in the second instruction.

[illegible]

This module applies 2 bit shifting to its input. In our program, we apply 2 bit shifting to sign extended immediate. So that, this module's input will be sign extended immediate.

Mehmet Acar

1801042095