Synchronous FIFO

Digital Verification Diploma

Under Supervision of Eng. Kareem Waseem

Introduction

Reliable data buffering is foundational to the stability and performance of modern digital systems. The Synchronous First-In, First-Out (FIFO) buffer is a ubiquitous component used to safely manage data flow between blocks operating under a unified clock domain.

This project focused exclusively on the Verification of a provided, parameterizable Synchronous FIFO RTL implementation. The primary objective was to ensure the design's functional correctness and robustness to specifications through a rigorous, industry-standard verification methodology.

To achieve this, a SystemVerilog (SV) environment was developed. This environment facilitated the implementation of a Coverage-Driven Verification (CDV) flow, featuring constrained random stimulus generation, a golden reference model (Scoreboard) for checking data integrity, and a comprehensive set of functional and code coverage metrics. The verification effort was successfully executed to achieve a target of 100% functional and code coverage, rigorously testing all data path, control logic, boundary conditions, and error states (e.g., overflow and underflow) of the FIFO design.

RTL

Interface Code Snippets

RTL Code Snippets

Bug Fixed #1

- The almostfull flag condition was wrong

Before

```
assign f_if.full = (count == f_if.FIFO_DEPTH)? 1 : 0;

assign f_if.empty = (count == 0)? 1 : 0;

assign f_if.underflow = (f_if.empty && f_if.rd_en)? 1 : 0;

assign f_if.almostfull = (count == f_if.FIFO_DEPTH-2)? 1 : 0;

assign f_if.almostempty = (count == 1)? 1 : 0;
```

After

```
assign f_if.full = (count == f_if.FIFO_DEPTH)? 1 : 0;
assign f_if.empty = (count == 0)? 1 : 0;
ssign f_if.almostfull = (count == f_if.FIFO_DEPTH-1)? 1 : 0;
assign f_if.almostempty = (count == 1)? 1 : 0;
```

Bug Fixed #2

- Not handling the counter value when the wr_en = 1 and rd_en = 1

Before

After

Bug Fixed #3

- The underflow flag logic was wrong, it should be sequential not combinational

Before

After

```
always @(posedge f_if.clk or negedge f_if.rst_n) begin

if (!f_if.nst_n) begin

rd_ptr <= 0;

f_if.underflow <= 0;

end

else if (f_if.rd_en && count != 0) begin

f_if.data_out <= mem[rd_ptr];

rd_ptr <= rd_ptr + 1;

end

else begin

if (f_if.empty & f_if.rd_en)

f_if.underflow <= 1;

else

f_if.underflow <= 0;

end

f_if.underflow <= 0;

end

end
```

Bug Fixed #4

- Not reseting the sequential flags when the reset is asserted

Before

```
always @(posedge f_if.clk or negedge f_if.rst_n) begin

if (lf_if.rst_n) begin

| wr_ptr <= 0;
end

always @(posedge f_if.clk or negedge f_if.rst_n) begin

if (lf_if.rst_n) begin

if (lf_if.rst_n) begin

rd_ptr <= 0;
```

After

Verification Plan

					G	н	
Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check			
FIFO_1	When the reset is asserted, the output flags (full, almostfull, almostempty, overflow, underflow, wr_ack) values should be low and the fifo should be empty	simulation then randomized	Coverage on the values of the fifo flags and cross coverage between them and the wr_en and rd_en	The Flags are checked using both golden model and assertions			
FIFO_2			Coverage on the values of wr_en and rd_en Coverage on the values of the fito flags and cross coverage between them and the wr_en and rd en	The Flags are checked using both golden model and assertions			
FIFO_3		constraints only on wr_en	Coverage on the values of wr_en and rd_en Coverage on the values of the fifo flags and cross coverage between them and the wr_en and rd en	The almostfull and wr_ack flags are checked using both golden model and assertions			
FIFO_4	flag should be high	constraints only on wr_en to be active 70% of the time and rd_en to be off 70% of the times	Coverage on the values of wr_en and rd_en Coverage on the values of the fifo flags and cross coverage between them and the wr_en and rd_en	The full flag and wr_ack flags are checked using both golden model and assertions			
		Pandomization with	Coverage on the values of	The full invertious and we ack flags are checked using			
	Sheet1 +			: •			•

⊿ FIFC	A 0_5	when the wren is asserted and the tito size equals FIFO_DEPTH, then the write operation should not take place and the full flag should be high and the overflow flag should be high and the wr_ack flag should be low	Randomization with constraints only on w_en to be active 70% of the time and rd_en to be off 70% of the times	Coverage on the values of wr_en and rd_en Coverage on the values of the fife flags and cross coverage between them and the wr_en and rd_en	I he tull, overflow and wr_ack flags are checked using both golden model and assertions	F	G	н	•
FIFC)_6	when the rd_en is asserted and the fifo size is greater than 0, the read operation should take place and the data_out value should equal the fifo values with order of first in first out		Coverage on the values of wr_en and rd_en Coverage on the values of the fifo flags and cross coverage between them and the wr_en and rd_en	Data_out value is checked using golden model only				
FIFC)_7	when the rd_en is asserted and the fifo size equal to 2, then the read operation should take place and the almost empty flag should be high	Randomization with constraints only on wr_en to be active 70% of the time and rd_en to be off 70% of the times	Coverage on the values of wr_en and rd_en Coverage on the values of the fifo flags and cross coverage between them and the wr_en and rd en	The almostempty flag is checked using both golden model and assertions, Data_out value is checked using golden model only				
FIFO)_8	when the rd_en is asserted and the fifo size equal to 1, then the read operation should take place and the empty flag should be high	Randomization with constraints only on wr_en to be active 70% of the time and rd_en to be off 70% of the times	Coverage on the values of wr_en and rd_en Coverage on the values of the fifo flags and cross coverage between them and the wr_en and rd_en	The empty flag is checked using both golden model and assertions, Data_out value is checked using golden model only				
	,	when the rd_en is asserted and the fifo	Randomization with	Coverage on the values of	The empty and underflow flags are checked using both				
Ready	Acces:	sibility: Good to go			; ••	#	B <u> </u>	$\overline{}$	+ 100%

4 ^	В			E	F	Н
- A		V	and rd en			
FIFO_8	when the rd_en is asserted and the fifo size equal to 1, then the read operation should take place and the empty flag should be high	Randomization with constraints only on wr_en to be active 70% of the time and rd_en to be off 70% of the times	Coverage on the values of wr_en and rd_en Coverage on the values of the fifo flags and cross coverage between them and the wr_en and rd en	The empty flag is checked using both golden model and assertions, Data_out value is checked using golden model only		•
FIFO_9	when the rd_en is asserted and the fifo size equal to 0, then the read operation should not take place, the underflow flag should be high and the empty flag should be high	Randomization with constraints only on wr_en to be active 70% of the time and rd_en to be off 70% of the times	Coverage on the values of wr_en and rd_en Coverage on the values of the fifof flags and cross coverage between them and the wr_en and rd en	The empty and underflow flags are checked using both golden model and assertions, Data_out value are checked using golden model only		
FIFO_10		Randomization with constraints only on wr_en to be active 70% of the time and rd_en to be off 70% of the times	Coverage on the values of wr_en and rd_en Coverage on the values of the fifo flags and cross coverage between them and the wr_en and rd_en	The wr_ack flag is checked using both golden model and assertions, Data_out value are checked using golden model only		
FIFO 11	when the rd_en and wr_en are asserted and the fifo size is equal to zero, the write operation only should take place and the Sheet1	constraints only on wr_en	Coverage on the values of wr_en and rd_en Coverage on the values of the	The almostempty, underflow flags and wr_ack are checked using both golden model and assertions, Data_out value are checked using golden model only		
Ready 🏗 Acces	sibility: Good to go				■ □	+ 100%
FIFO_11	when the rd_en and wr_en are asserted and the fifo size is equal to zero, the write operation only should take place and the wr_ack flag should be high, the almost empty flag should be high, and the underflow flag should be high		Coverage on the values of wr_en and rd_en Coverage on the values of the fifo flags and cross coverage between them and the wr_en and rd en	The almostempty, underflow flags and wr_ack are checked using both golden model and assertions, Data_out value are checked using golden model only		
FIFO_12	when the rd_en and wr_en are asserted and the fifo size is equal to FIFO_DEPTH, then the read operation only should take place, the almostfull flag should be high, the wr_ack should be low, the overflow flag should be high and the data out value should equal the fifo values with order of first in first out.	to be active 70% of the time and rd_en to be off 70% of the times	Coverage on the values of wr_en and rd_en Coverage on the values of the fifo flags and cross coverage between them and the wr_en and rd_en	The almostfull, overflow and wr_ack flags are checked using both golden model and assertions, Data_out value are checked using golden model only		
14 15 16						-
< >	Sheet1			. •		•
Ready 🎨 Acces	sibility: Good to go				▦ ▣ 쁘	+ 100%

Testbench

Shared Package Code Snippets

```
shared_pkg.sv

package shared_pkg;

logic test_finished;

int error_cnt, correct_cnt;

event emonitor;

endpackage

6
```

Top Code Snippets

Monitor Code Snippets

Scoreboard

```
### OFFICE STATE STATE STATE OF THE STATE OF
```

```
### Office of the real page: 7

| Simport the real page: 7
| Cales | Flog coreboard; | Charles |
```

Coverage

```
DEFORMERS

3 Sealing FID_courage_ps;
3 Sealing FID_courage_ps;
4 Sealing FID_courage_ps;
5 Class FID_courage;
6 FID_courage;
6 FID_courage;
7 FID_courage;
6 FID_courage;
7 FID_courage;
8 FID_courage;
8 FID_courage;
9 FID_courage;
10 wite_gs; coverpoint F_courage, manual sealing;
11 abstrait coverpoint F_courage, manual sealing;
12 easi, coverpoint F_courage, manual sealing;
13 abstrait coverpoint F_courage, manual sealing;
14 abstrait coverpoint F_courage, manual sealing;
15 usesficial coverpoint F_courage, manual sealing;
16 usesficial coverpoint F_courage, manual sealing;
17 usesficial coverpoint F_courage, manual sealing;
18 usesficial coverpoint F_courage, manual sealing;
19 courage, manual form for F_courage, manual sealing;
10 usesficial coverpoint F_courage, manual sealing;
11 usesficial coverpoint F_courage, manual sealing;
12 usesficial coverpoint F_courage, manual sealing;
12 usesficial coverpoint F_courage, manual sealing;
13 usesficial coverpoint F_courage, manual sealing;
14 usesficial coverpoint F_courage, manual sealing;
15 usesficial coverpoint F_courage, manual sealing;
16 usesficial coverpoint F_courage, manual sealing;
17 usesficial coverpoint F_courage, manual sealing;
18 usesficial coverpoint F_courage, manual sealing;
18 usesficial coverpoint F_courage, manual sealing;
19 usesficial coverpoint F_courage, manual sealing;
10 usesfici
```

Monitor

Testbench Code Snippets

DO

Coverage

Code Coverage

Branch

```
FIFO_cvr.txt - Notepad
File Edit Format View Help
FIFO.sv(114)
/top/DUT/a_count_thr FIFO.sv(115)
Branch Coverage
 Branches 27 27 0 100.00%
Branch Coverage for instance /top/DUT

        18
        3270
        Count coming in to IF

        18
        1
        554
        if (!f_if.rst_n) begin

                                 1701 else if (f_if.wr_en && count < f_if.FIFO_DEPTH) begin

1015 else begin
  23 1
28 1
                                1015
Branch totals: 3 hits of 3 branches = 100.00%
                                         Count coming in to IF

if (f_if.full & f_if.wr_en)
      1
             1
Branch totals: 2 hits of 2 branches = 100.00%
  42 1
46 1
                                684 else if (f_if.rd_en && count != 0) begin
  46
                                        else begin
                                2032
Branch totals: 3 hits of 3 branches = 100.00%
-----IF Branch-----
 47 2832
47 1 112
49 1 1920
                                       Count coming in to IF
if (f_if.empty & f_if.rd_en)
Branch totals: 2 hits of 2 branches = 100.00%
FIFO cvr.txt - Notepad
                                                                                                                                               File Edit Format View Help
Branch totals: 2 hits of 2 branches = 100.00%
  else begin
 58 1
Count coming in to IF

if (((f_if.wr_en, f_if.rd_en) == 2'bll) && f_if.full)
                      2458
76
83
1212
                                        if ( (\fr.ai.w._ai.y. _ai.v..__ )
else if ( (\fr.ai.w._ai.p. f_if.rd_en\) == 2'bll) && f_if.empty)
                                        else if ( ({f_if.wr_en, f_if.rd_en} == 2'b10) && !f_if.enpty)
  63 1
65 1
                               202
                                                else if ( ({f_if.wr_en, f_if.rd_en} == 2'b01) && !f_if.empty)
       1817 Count coming in to IF

1 136 assign f_if.full = (count == f_if.FIFO_DEPTH)? 1 : 0; //first mistake

2 1679 assign f if.full = (count == f_if.FIFO_DEPTH)? 1 : 0; //first mistake
-----IF Branch-----
  70
Branch totals: 2 hits of 2 branches = 100.00%
71 1817 Count coming in to IF
71 1 283 assign f_if.empty = (count == 0)? 1 : 0;
  -----IF Branch-----
72 1817 Count coming in to IF
72 1 187 assign f_if.almostfull = (count == f_if.FIFO_DEPTH-1)? 1:0;
                                        assign f_if.almostfull = (count == f_if.FIFO_DEPTH-1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%
                                                                                    Ln 1, Col 1 50% Windows (CRLF) UTF-8
```

Statement

Enabled Co		Bins	Hits	Misses	Coverage			
Statements		28	28	ø	100.00%			
		====Statement	Details=					
atement Cover	age for insta	nce /top/DUT						
Line	Item		Count	Source				
File FIFO.sv 8					FIFO(FIFO_if.DUT f_if);			
9								
10				localp	aram max_fifo_addr = \$clog2(f_if.FIFO_DEPTH);			
11								
12				reg [f	_if.FIFO_WIDTH-1:0] mem [f_if.FIFO_DEPTH-1:0];			
13								
14				reg [m	ax_fifo_addr-1:0] wr_ptr, rd_ptr;			
15				reg [m	ax_fifo_addr:0] count;			
16								
17	1		3270	always	@(posedge f_if.clk or negedge f_if.rst_n) begin			
18				if	(!f_if.rst_n) begin			
19	1		554		wr_ptr <= 0;			
20	1		554		f_if.overflow <= 0;			
21	1		554		f_if.wr_ack <= 0;			
22				end				
23				els	e if (f_if.wr_en && count < f_if.FIFO_DEPTH) begin			
24	1		1701		<pre>mem[wr_ptr] <= f_if.data_in;</pre>			
25	1		1701		f_if.wr_ack <= 1;			
26	1		1701		wr_ptr <= wr_ptr + 1;			

26	1	1701	wr_ptr <= wr_ptr + 1;			
,			end			
8			else begin			
9	1	1015	f_if.wr_ack <= 0;			
a			<pre>if (f_if.full & f_if.wr_en)</pre>			
1	1	240	f_if.overflow <= 1;			
2			else			
3	1	775	f_if.overflow <= 0;			
4			end			
5			end			
6						
7	1	3270	always @(posedge f_if.clk or negedge f_if.rst_n) begin			
8			if (!f_if.rst_n) begin			
9	1	554	rd_ptr <= 0;			
9	1	554	f_if.underflow <= 0;			
l			end			
2			else if (f_if.rd_en && count != 0) begin			
3	1	684	f_if.data_out <= mem[rd_ptr];			
1	1	684	rd_ptr <= rd_ptr + 1;			
5			end			
5			else begin			
7			<pre>if (f_if.empty & f_if.rd_en)</pre>			
8	1	112	f_if.underflow <= 1;			
9			else			

```
FIFO_cvr.txt - Notepad
                                                                                                                                                                - 🗗 ×
<u>F</u>ile <u>E</u>dit F<u>o</u>rmat <u>V</u>iew <u>H</u>elp
   49
                                                         else
                                       1920
                                                                 f_if.underflow <= 0;
   51
                                                  end
   52
                                                end
   53
   54
                 1
                                       3005
                                                always @(posedge f_if.clk or negedge f_if.rst_n) begin
                                                  if (lf_if.rst_n) begin
   55
   56
                                        547
                                                        count <= 0;
   57
                                                  end
   58
                                                  else begin
   59
                                                        if ( ({f_if.wr_en, f_if.rd_en} == 2'b11) && f_if.full)
                                                                count <= count - 1;
   60
                 1
                                         76
   61
                                                         else if ( ({f_if.wr_en, f_if.rd_en} == 2'b11) && f_if.empty)
   62
                                         83
                                                               count <= count + 1;
   63
                                                         else if ( ({f_if.wr_en, f_if.rd_en} == 2'b10) && !f_if.full)
   64
                                       1212
   65
                                                         else if ( ({f_if.wr_en, f_if.rd_en} == 2'b01) && lf_if.empty)
   66
                                        202
                                                               count <= count - 1;
   67
   68
                                                end
   69
   70
                                       1818
                                               assign f_if.full = (count == f_if.FIFO_DEPTH)? 1 : 0; //first mistake
   71
                 1
                                       1818
                                               assign f_if.empty = (count == 0)? 1 : 0;
   72
                                       1818
                                              assign f_if.almostfull = (count == f_if.FIFO_DEPTH-1)? 1 : 0;
   73
                                       1818
                                               assign f_if.almostempty = (count == 1)? 1 : 0;
                                                                                                 Ln 1, Col 1 50% Windows (CRLF) UTF-8
```

IFO_cvr.txt -				- 0	I
<u>E</u> dit F <u>o</u> rr 70	mat <u>V</u> iew <u>H</u> elp	4040	and a fit form (south of the fitte protein) and a fit of the fit		
	1	1818	assign f_if.full = (count == f_if.FIFO_DEPTH)? 1 : 0; //first mistake		
1	1	1818	assign f_if.empty = (count == 0)? 1 : 0;		
72	1	1818	assign f_if.almostfull = (count == f_if.FIFO_DEPTH-1)? 1 : 0;		
3	1	1818	assign f_if.almostempty = (count == 1)₹ 1 : 0;		
4					
5			`ifdef SIM		
6			//Assertions		
7			//a		
8			a_resetBehaviour: assert property (@(posedge f_if.clk) lf_if.rst_n -> lwr_ptr &	& ird_ptr && icount);	
9			a_resetBehaviour_cvr: cover property (@(posedge f_if.clk) if_if.rst_n -> !wr_pt	r && !rd_ptr && !count);	
0			//b		
1			a_wr_ack: assert property (@(posedge f_if.clk) disable iff (lf_if.rst_n) f_if.wr	_en && !f_if.full -> ##1 f_if.wr_ack);	
2			a_wr_ack_cvr: cover property (@(posedge f_if.clk) disable iff (!f_if.rst_n) f_if	.wr_en && !f_if.full -> ##1 f_if.wr_ack);	
3			//c		
4			a_overflow: assert property (@(posedge f_if.clk) disable iff (!f_if.rst_n)	f_if.full && f_if.wr_en -> ##1 f_if.overflow);	
5			a_overflow_cvr: cover property (@(posedge f_if.clk) disable iff (if_if.rst_n)	f_if.full && f_if.wr_en -> ##1 f_if.overflow);	
6			//d		
7			a_underflow: assert property (@(posedge f_if.clk) disable iff (!f_if.rst_n)	f_if.empty && f_if.rd_en ->##1 f_if.underflow);	
8			a_underflow_cvr: cover property (@(posedge f_if.clk) disable iff (!f_if.rst_n)	f_if.empty && f_if.rd_en ->##1 f_if.underflow);	
9			//e		
ø			a_empty: assert property (@(posedge f_if.clk)		
1			a_empty_cvr: cover property (@(posedge f_if.clk) !count -> f_if.empty);		
2			//f		
3			a_full: assert property (@(posedge f_if.clk) disable iff (!f_if.rst_n) count	== f if.FIFO DEPTH -> f if.full):	
4			a_full_cvr: cover property (@(posedge f_if.clk) disable iff (!f_if.rst_n) count		
			all and the highest A (AlbaseaBe structure) and and the (11 This structure) could	Ln 1, Col 1 50% Windows (CRLF) UTF-8	

```
FIFO cvr.txt - Notepad
                                                                                                                                                                                     ×
<u>F</u>ile <u>E</u>dit F<u>o</u>rmat <u>V</u>iew <u>H</u>elp
                                                     a_empty: assert property (@(posedge f_if.clk) | !count |-> f_if.empty);
    91
                                                     a_empty_cvr: cover property (@(posedge f_if.clk) !count |-> f_if.empty);
    92
                                                     //F
    93
                                                     a_full: assert property (@(posedge f_if.clk) disable iff (!f_if.rst_n) count == f_if.FIFO_DEPTH |-> f_if.full);
    94
                                                     a_full_cvr: cover property (@(posedge f_if.clk) disable iff (!f_if.rst_n) count == f_if.FIFO_DEPTH |-> f_if.full);
    95
                                                     a_almostfull: assert property (@(posedge f_if.clk) disable iff (if_if.rst_n) count == f_if.FIFO_DEPTH-1 |-> f_if.almostfull);
    97
                                                     a_almostfull_cvr: cover property (@(posedge f_if.clk) disable iff (!f_if.rst_n) count == f_if.FIFO_DEPTH-1 |-> f_if.almostfull);
    98
                                                     //h
    99
                                                     a_almostempty: assert property (@(posedge f_if.clk) disable iff (!f_if.rst_n) count == 1 |-> f_if.almostempty);
    100
                                                     a_almostempty_cvr: cover property (@(posedge f_if.clk) disable iff (!f_if.rst_n) count == 1 |-> f_if.almostempty);
    101
    102
                                                     //i
                                                     //read pointer
    103
                                                     a_rd_ptr_wrap: assert property (@(posedge f_if.clk) disable iff (!f_if.rst_n) rd_ptr == f_if.FIF0_DEPTH-1 && f_if.rd_en && !f_if.empty |->
104
##1 rd_ptr == 0);
                                                     a_rd_ptr_wrap_cvr: cover property (@(posedge f_if.clk) disable iff (lf_if.rst_n) rd_ptr == f_if.FIFO_DEPTH-1 && f_if.rd_en && lf_if.empty
105
|-> ##1 rd_ptr == 0);
    106
                                                     //write pointer
107
##1 wr_ptr == 0);
                                                     a_wr_ptr_wrap: assert property (@(posedge f_if.clk) disable iff (!f_if.rst_n) wr_ptr == f_if.FIFO_DEPTH-1 && f_if.wr_en && !f_if.full |->
                                                     a_wr_ptr_wrap_cvr: cover property (@(posedge f_if.clk) disable iff (!f_if.rst_n) wr_ptr == f_if.FIF0_DEPTH-1 && f_if.wr_en && !f_if.full
108
|-> ##1 wr_ptr == 0);
    109
    110
                                                    //j
    111
                                                    always_comb begin
                                                                                                                                    Ln 1, Col 1 50% Windows (CRLF) UTF-8
```

Toggle

Enabled Coverage	Bins	Hits	Misses	Coverage
Toggles	20	20	0	100.00%

Toggle Coverage for instance /top/DUT --

Node	1H->ØL	ØL ->1H	"Coverage"
count[3-0]	1	1	100.00
rd_ptr[2-0]	1	1	100.00
wr_ptr[2-0]	1	1	100.00

Total Node Count = 10
Toggled Node Count = 10
Untoggled Node Count = 0

Toggle Coverage = 100.00% (20 of 20 bins)

oggle Coverage: Enabled Coverage	Bins	Hits	Misses	Coverage	
Toggles	86	86	0	100.00%	

Toggle Coverage for instance /top/f_if --

-			
Node	1H->ØL	ØL ->1H	"Coverage"
-1		1	100.00
almostempty	1	1	
almostfull	1	1	100.00
c1k	1	1	100.00
data_in[15-0]	1	1	100.00
data_out[15-0]	1	1	100.00
empty	1	1	100.00
full	1	1	100.00
overflow	1	1	100.00
rd_en	1	1	100.00
rst_n	1	1	100.00
underflow	1	1	100.00
wr_ack	1	1	100.00
NC en	1	1	100 00


Total Node Count = 43 Toggled Node Count = 43 Untoggled Node Count = 0

Toggle Coverage = 100.00% (86 of 86 bins)

Functional Coverage

Note: Some Exclusion have been done to achieve the 100% functional coverage

- 1- Exclusion of bin wr_en = 1, rd_en = 1 and full = 1 because that cannot happen
- 2- Exclusion of bin wr_en = 0, rd_en = 1 and full = 1 because that cannot happen
- 3- Exclusion of bin wr_en = 0, rd_en=1 and overflow =1 because that cannot happen
- 4- Exclusion of bin wr_en = 0, rd_en = 0 and overflow = 1 because that cannot happen
- 5- Exclusion of bin wr_en = 1, rd_en = 0 and underflow = 1 because that cannot happen
- 6- Exclusion of bin wr_en = 0, rd_en = 0 and underflow = 1 because that cannot happen
- 7- Exclusion of bin wr_en = 0, rd_en = 1 and wr_ack = 1 because that cannot happen
- 8- Exclusion of bin wr_en = 0, rd_en = 0 and wr_ack = 1 because that cannot happen



<u>File Edit Format View Help</u>								
% Hit:	100.00%	100	-					
type option.weight=1								
type_option.goal=100								
type_option.comment=								
bin auto[0]	2639	1	_	Covered				
bin auto[1]	363	ī	_	Covered				
Coverpoint almostfull	100.00%	100	_	Covered				
covered/total bins:	2	2	_	Covered				
missing/total bins:	é	2	- 1					
% Hit:	100.00%	100	-					
	100.00%	100	-					
type_option.weight=1								
type_option.goal=100								
type_option.comment=								
bin auto[0]	2709	1	-	Covered				
bin auto[1]	293	1	-	Covered				
Coverpoint empty	100.00%	100	-	Covered				
covered/total bins:	2	2	-					
missing/total bins:	Ø	2	-					
% Hit:	100.00%	100	-					
type_option.weight=1								
type_option.goal=100								
type_option.comment=								
bin auto[0]	2565	1	-	Covered				
bin auto[1]	437	ī		Covered				
Coverpoint almostempty	100.00%	100	_	Covered				
covered/total bins:	2	2		covered				
missing/total bins:	é	2						
# Hit:	100.00%	100	-					
type option weight=1	100.00%	100	-					
type_option.goal=100								
type_option.comment=								
bin auto[0]	2492	1	-	Covered				
bin auto[1]	510	1	-	Covered				
Coverpoint overflow	100.00%	100	-	Covered				
covered/total bins:	2	2	-					
missing/total bins:	Ø	2	-					
% Hit:	100.00%	100	-					
type_option.weight=1								
type_option.goal=100								
type_option.comment=								
bin auto[0]	2704	1	-	Covered				
bin auto[1]	298	1	-	Covered				
Coverpoint underflow	100.00%	100	_	Covered				
covered/total bins:	2	2	_					
missing/total bins:	ē	2						
% Hit:	100.00%	100	_					
type_option.weight=1	100.006	100	-					
type_option.weight=1 type_option.goal=100								
type_option.goal=100 type_option.comment=								
	0074			č				
bin auto[0]	2871	1	-	Covered				
					Ln 1, Col 1	50%	Windows (CRLF)	UTF-8

						Ln 1, Col 1	50%	Windows (CRLF)	UTF	-8	
fcover_report.txt - Notepad									_	0	×
File Edit Format View Help											
% Hit:	100.00%	100									,
type option.weight=1	2007000										
type_option.goal=100											
type option.comment=											
bin auto[0]	2871	1	-	Covered							
bin auto[1]	131	1	-	Covered							
Coverpoint write ack	100.00%	100	-	Covered							
covered/total bins:	2	2	-								
missing/total bins:	0	2	-								
% Hit:	100.00%	100	-								
type option.weight=1											
type option goal=100											
type_option.comment=											
bin auto[0]	1301	1	-	Covered							
bin auto[1]	1701	1	-	Covered							
Cross cross full	100.00%	100	-	Covered							
covered/total bins:	6	6	-								
missing/total bins:	ø	6	_								
% Hit:	100.00%	100	-								
type_option.weight=1											
type option.goal=100											
type option.comment=											
Auto, Default and User Defined Bins:											
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	632	1	_	Covered							
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	255	ī	_	Covered							
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	302	ī	_	Covered							
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	1219	ī	_	Covered							
bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]>	61	1	_	Covered							
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	533	1	_	Covered							
Illegal and Ignore Bins:		-		2012123							
ignore bin full2	ø		_	ZERO							
ignore bin full1	ē		_	ZERO							
Cross cross_almostfull	100.00%	100	_	Covered							
covered/total bins:	8	8	_	cover ca							
missing/total bins:	ē	8	_								
% Hit:	100.00%	100									
type option.weight=1	1001000	100									
type_option.goal=100											
type_option.comment=											
Auto, Default and User Defined Bins:											
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	128	1		Covered							
bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	21	1	_	Covered							
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	90	1	_	Covered							
bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]>	54	ī	_	Covered							
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	504	î	_	Covered							
bin <auto[i],auto[i],auto[0]></auto[i],auto[i],auto[0]>	234	1		Covered							
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	1431	1	- 1	Covered							
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	540	1		Covered							
Cross cross empty	100.00%	100	- 1	Covered							
covered/total bins:	8	8		cover eu							
COTCI CON LOTTED DAILS.	۰										
						Ln 1, Col 1	50%	Windows (CRLF)	UTF	-8	

cover_report.txt - Notepad					-				- 0
Edit Format View Help									
Cross cross_empty	100.00%	100	- Cov	vered					
covered/total bins:	8	8	-						
missing/total bins:	ø	8	-						
% Hit:	100.00%	100	-						
type_option.weight=1									
type_option.goal=100									
type_option.comment=									
Auto, Default and User Defined Bins:									
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	67	1	- Cov	vered					
bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	92	1		vered					
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	145	1	- Cov	vered					
bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]>	133	1	- Cov	vered					
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	565	1	- Cov	vered					
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	163	1		vered					
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	1376	1		vered					
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	461	1	- Cov	vered					
Cross cross_almostempty	100.00%	100	- Cov	vered					
covered/total bins:	8	8	-						
missing/total bins:	Ø	8	-						
% Hit:	100.00%	100	-						
type_option.weight=1									
type_option.goal=100									
type_option.comment=									
Auto, Default and User Defined Bins:									
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	179	1	- Cov	vered					
bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	37	1	- Cov	vered					
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	199	1	- Cov	vered					
bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]>	95	1	- Cov	vered					
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	453	1		vered					
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	218	1	- Cov	vered					
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	1322	1	- Cov	vered					
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	499	1	- Cov	vered					
Cross cross_overflow	100.00%	100	- Cov	vered					
covered/total bins:	6	6	-						
missing/total bins:	Ø	6	-						
% Hit:	100.00%	100	-						
type_option.weight=1									
type_option.goal=100									
type_option.comment=									
Auto, Default and User Defined Bins:									
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	91	1		ered					
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	207	1		vered					
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	541	1		vered					
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	1314	1		vered					
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	255	1		ered					
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	594	1	- Cov	ered					
Illegal and Ignore Bins:									
ignore_bin overflow2	0		- ZEF						
ignore_bin overflow1	0		- ZEF						
Cross cross_underflow	100.00%	100	- Cov	ered					
						Ln 1, Col 1	50%	Windows (CRLF)	UTF-8
						Ln I, Col I	30%	windows (CRLF)	011-8

File Edit Format View Help				
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	541	1		Covered
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	1314	1	-	Covered
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	255	1	-	Covered
	255 594	1	-	Covered
bin <auto[0],auto[0],auto[0]> Illegal and Ignore Bins:</auto[0],auto[0],auto[0]>	594	1	-	covered
	_			
ignore_bin overflow2	ø		-	ZERO
ignore_bin overflow1	Ø		-	ZERO
Cross cross_underflow	100.00%	100	-	Covered
covered/total bins:	6	6	-	
missing/total bins:	0	6	-	
% Hit:	100.00%	100	-	
type_option.weight=1				
type_option.goal=100				
type_option.comment=				
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	97	1	-	Covered
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	535	1	-	Covered
bin <auto[0].auto[1].auto[1]></auto[0].auto[1].auto[1]>	34	1	-	Covered
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	221	1	-	Covered
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	1521	1	_	Covered
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	594	1	_	Covered
Illegal and Ignore Bins:	354	-		cover cu
ignore bin underflow2	ø			ZERO
ignore_bin_underflow1	ø		-	ZERO
Cross cross_write_ack	100.00%	100	-	Covered
covered/total bins:		6	-	covered
	6	6	-	
missing/total bins: % Hit:	0	100	-	
	100.00%	100	-	
type_option.weight=1				
type_option.goal=100				
type_option.comment=				
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	489	1	-	Covered
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	1212	1	-	Covered
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	143	1	-	Covered
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	309	1	-	Covered
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	255	1	-	Covered
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	594	1	-	Covered
Illegal and Ignore Bins:				
ignore bin wr ack2	ø		-	ZERO
ignore bin wr_ack1	ē			ZERO

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1


Total Coverage By Instance (filtered view): 100.00%

Assertion Coverage

Name		Unit	Unit Type		File(Line)		Status
top/DUT/a_resetBehav		FIFO	Verilog	SVA	FIFO.sv(80)	288	Covered
/top/DUT/a_wr_ack_cvr					FIFO.sv(84)		Covered
/top/DUT/a_overflow_c					FIFO.sv(88)		Covered
/top/DUT/a_underflow_	_cvr				FIFO.sv(92) FIFO.sv(96)		Covered
/top/DUT/a_empty_cvr /top/DUT/a full cvr					FIFO.sv(96)		Covered Covered
/top/DUT/a_+uII_cvr /top/DUT/a almostfull	Leun				FIFO.sv(104)		Covered
/top/DUT/a_almost+ull /top/DUT/a almostempt					FIFO.sv(104)		Covered
/top/DUT/a_aimostempt /top/DUT/a_rd_ptr_wra					FIFO.sv(108)		Covered
/top/DUT/a_wr_ptr_wra /top/DUT/a_wr_ptr_wra					FIFO.sv(116)		Covered
TOTAL DIRECTIVE COVER	-						
ASSERTION RESULTS:							
Name	File(Line)		Failur		Pass		
			Count		Count		
	FIFO_top.sv(17)			ø	1		
top/a_reset_2	FIFO_top.sv(18)			ø	1		
/top/a_reset_3	FIFO_top.sv(19)			0	1		
/top/DUT/a_resetBehav							
	FIFO.sv(79)			ø	1		
	FIFO.sv(83)			0	1		
/top/DUT/a_overflow				ø	1		
/top/DUT/a_underflow				ø	1		
	FIFO.sv(95)			ø	1		
	FIFO.sv(99)			ø	1		
/top/DUT/a_almostfull							
	FIFO.sv(103)			0	1		
/top/DUT/a_almostempt				ø	1		
	FIFO.sv(107)			и	1		
/top/DUT/a_rd_ptr_wra	sp FIFO.sv(112)			ø	1		
/top/DUT/a_wr_ptr_wra					1		
	FIFO.sv(115)			ø	1		
/top/DUT/a rd ptr thr					*		
	FIFO.sv(121)			ø	1		
/top/DUT/a_wr_ptr_thr				-	-		
	FIFO.sv(122)			0	1		
/top/DUT/a count thr				ë	ī		
/top/TB/#ublk#1821467							

Simulation

Transcript



Waveform

