Feature	Assertion
Checks that when rst in is asserted, MISO &	@(posedge clk) (!rst_n) => (!MISO &&
rx valid & rx data & received address are all low	!rx_valid && (rx_data == 10'b00_0000_0000)
and cs turns back to IDLE state	%& (cs == IDLE) && !received_address)
and es tains back to ible state	da (cs == ibit) da .i cccived_dadicss)
Checks that when SS_n is deasserted and after 2	@(posedge clk) disable iff (!rst_n) (SS_n
clk cycles MOSI is low, the MOSI should be low	== 1 ##2 MOSI == 0) => MOSI == 0
after another one cycle to have a right sequence	
of MOSI that drives the SPI to function a write	
operation correctly with RAM	
Checks that when SS n is deasserted and after 2	@(posedge clk) disable iff (!rst_n) (SS_n
clk cycles MOSI is high, the MOSI should be high	== 1 ##2 MOSI == 1) => MOSI == 1
after another one cycle to have a right sequence	
of MOSI that drives the SPI to function a read	
operation correctly with RAM	
Checks that when SS_n is deasserted and is	<pre>sequence write1_seq_s;</pre>
followed by right sequence of MOSI, the rx_valid	SS_n == 1 ##2 MOSI == 0 ##1 MOSI == 0
is asserted after 10 clk cycles to transmit the data	##1 MOSI == 0;
to RAM and SS_n is asserted eventually after that	endsequence
to end communication with the master	
	<pre>sequence read1_seq_s;</pre>
	SS_n == 1 ##2 MOSI == 1 ##1 MOSI == 1
	##1 MOSI == 0;
	endsequence
	coguence united cog co
	sequence write2_seq_s; SS n == 1 ##2 MOSI == 0 ##1 MOSI == 0
	##1 MOSI == 1;
	endsequence
	enasequence
	<pre>sequence read2_seq_s;</pre>
	SS_n == 1 ##2 MOSI == 1 ##1 MOSI == 1
	##1 MOSI == 1;
	endsequence
	<pre>sequence rx_ss_n_s;</pre>
	##10 rx_valid ##[1:\$] SS_n;
	endsequence
	@(posedge clk) disable iff (!rst_n)
	(write1_seq_s or read1_seq_s or
	<pre>write2_seq_s or read2_seq_s) -> rx_ss_n_s</pre>
Checks that when SS n is deasserted, the current	@(posedge clk) disable iff (!rst_n) (SS_n)
state turns back to IDLE state to end	=> (cs == IDLE)
communication and be ready for a new one	
Checks that when SS_n is asserted & the current	@(posedge clk) disable iff (!rst_n) (cs ==
state is IDLE, the next current state is CHK_CMD	IDLE && !SS_n) => (cs == CHK_CMD)

```
Checks that when SS n is asserted & the current
                                               @(posedge clk) disable iff (!rst_n) (cs ==
                                               CHK_CMD && !SS_n && !MOSI) |=> (cs ==
  state is IDLE, if the MOSI == 0 then the next
            current state is WRITE
                                               WRITE)
                                               @(posedge clk) disable iff (!rst_n) (cs ==
Checks that when SS n is asserted & the current
     state is IDLE, if the MOSI == 1 and the
                                               CHK_CMD && !SS_n && MOSI &&
 received address is high then the next current
                                               received_address) |=> (cs == READ_DATA)
             state is READ DATA
Checks that when SS n is asserted & the current
                                               @(posedge clk) disable iff (!rst_n) (cs ==
     state is IDLE, if the MOSI == 1 and the
                                               CHK_CMD && !SS_n && MOSI &&
                                               !received_address) |=> (cs == READ_ADD)
 received address is low then the next current
             state is READ_ADD
  Checks that when SS n is deasserted & the
                                               @(posedge clk) disable iff (!rst_n) (cs ==
 current state is WRITE, the current state stays
                                               WRITE && !SS_n) |=> (cs == WRITE)
           WRITE for the next cycle
  Checks that when SS n is deasserted & the
                                               @(posedge clk) disable iff (!rst_n) (cs ==
                                               READ_ADD && !SS_n) |=> (cs == READ_ADD)
 current state is READ ADD, the current state
      stays READ ADD for the next cycle
  Checks that when SS n is deasserted & the
                                               @(posedge clk) disable iff (!rst_n) (cs ==
                                               READ_DATA && !SS_n) |=> (cs == READ_DATA)
 current state is READ DATA, the current state
      stays READ_DATA for the next cycle
Checks that when the current state is CHK_CMD,
                                               @(posedge clk) disable iff (!rst_n) (cs ==
                                               CHK_CMD) |=> (counter == 4'b1010)
the counter resets to 10 to start a new operation
Checks that when the current state is a normal
                                               @(posedge clk) disable iff (!rst n)
                                                    ((cs == WRITE || cs == READ ADD || cs
operation, the counter should decrement every
                  clk cycle
                                               == READ_DATA) && counter > 0) |=> (counter
                                               == $past(counter) - 1'b1)
    Checks that when the current state is a
                                               @(posedge clk) disable iff (!rst_n) (cs ==
                                               READ_ADD && counter == 0) |=>
     READ ADD & the counter is zero, the
 received_address should be high to make the
                                               (received_address)
         next read state READ DATA
    Checks that when the current state is a
                                               @(posedge clk) disable iff (!rst n) (cs ==
 READ DATA & the counter is zero & tx valid is
                                               READ_DATA && tx_valid && counter == 0) |=>
                                               (!received_address)
assertes, the received address should be low to
     make the next read state READ ADD
```