




NOTE:  
Diode D10 is required to correct a problem on a small number of i.MX6 DualLite parts in which VDDSNVS does not come up when VDDHIGH IN is applied. A similar problem was corrected on i.MX6Q 701.2 processors. The diode is left populated for similarity across the Smart Device family of boards.

#### MX6 power domains under-BGA decoupling



(These capacitors are part of i.MX6 DDR3 Power Domain. They decouple pins shown on Page 4 of these schematics)

BSA624\_0P6\_21X21

NOTE:  
The VDDARM\_CAP and VDDARM23\_CAP rails have been optimized for use with the i.MX 6 Quad and i.MX 6 DualLite processors. To achieve the lowest power mode (preventing internal leakage) when using the i.MX 6 Dual and the i.MX 6 SoloLite processors, VDDARM\_CAP should be split from VDDARM23\_CAP and the VDDARM23\_CAP pins should be connected to ground. This can be done on a single board configured for use with all four processors by placing a zero Ohm resistor between the VDDARM\_CAP and VDDARM23\_CAP rails (in place of the straight net connection). To use the board with different processors, populate the resistor when using Quad and DualLite processors and depopulate resistor when using Dual and SoloLite processors. When using Dual and SoloLite processors, depopulate the capacitors attached to VDDARM23\_CAP pins and replace one of the capacitors with a zero Ohm resistor to short pins to ground. The configuration in this schematic will work with all four processors, but will not result in the most power optimized configuration for the i.MX 6 Dual and Solo processors.

LAYOUT NOTE:  
It is critical that the bulk and decoupling capacitors placed on the VDDARM\_CAP, VDDARM23\_CAP, VDDSOC\_CAP and VDDOP rails be placed directly underneath the processors. Development testing has shown that proper placement of the capacitors can reduce ripple on the voltage rails by as much as 80% compared to placing capacitors outside the physical boundaries of the processor. These will result in more stable processor operations.




Figure 1. All-In-One circuit

Table 4. VDDARMxx\_xx Power Connections

|     | i.MX 6Quad | i.MX 6Dual | i.MX 6DualLite | i.MX 6Solo |
|-----|------------|------------|----------------|------------|
| SH1 | Shorted    | Open       | Shorted        | Shorted    |
| SH2 | Shorted    | Open       | Shorted        | Shorted    |
| R1  | Open       | Shorted    | Open           | Open       |
| R2  | Open       | Shorted    | Open           | Open       |

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS

VDDM\_TVS


VDDM\_TVS

NOTE:  
Freescale has validated two difference sets of decoupling capacitors and board layouts for use with the i.MX 6 processor. The customer is free to choose the desired decoupling scheme. This scheme uses fewer components. The alternate scheme can be found on the ARD board. Refer to SCH-27142 and LAY-27142.





## 8GB eMMC MEMORY



Layout:  
50ohm, SD singals(SD\_DATAx, SD\_CMD, SD\_CLK) control.

| U512B |        | SDIN5C2-8G |      |
|-------|--------|------------|------|
| X A4  | NC_A4  | NC_R1      | R1   |
| X A6  | NC_A6  | NC_R2      | R2   |
| X A9  | NC_A9  | NC_R3      | R3   |
| X B1  | NC_A11 | NC_R5      | R5   |
| X B2  | NC_B2  | NC_R12     | R12  |
| X B3  | NC_B3  | NC_R13     | R13  |
| X D1  | NC_D1  | NC_R14     | R14  |
| X D14 | NC_D14 | NC_T1      | T1   |
| X H1  | NC_H1  | NC_T2      | T2   |
| X H2  | NC_H2  | NC_T3      | T3   |
| X H6  | NC_H6  | NC_T5      | T5   |
| X H7  | NC_H7  | NC_T12     | T12  |
| X H8  | NC_H8  | NC_T13     | T13  |
| X H9  | NC_H9  | NC_T14     | T14  |
| X H10 | NC_H10 | NC_U1      | U1   |
| X H11 | NC_H11 | NC_U2      | U2   |
| X H12 | NC_H12 | NC_U3      | U3   |
| X H13 | NC_H13 | NC_U6      | U6   |
| X H14 | NC_H14 | NC_U7      | U7   |
| X J1  | NC_J1  | NC_U10     | U10  |
| X J7  | NC_J7  | NC_U12     | U12  |
| X J8  | NC_J8  | NC_U13     | U13  |
| X J9  | NC_J9  | NC_U14     | U14  |
| X J10 | NC_J10 | NC_V1      | V1   |
| X J11 | NC_J11 | NC_V2      | V2   |
| X J12 | NC_J12 | NC_V3      | V3   |
| X J13 | NC_J13 | NC_V12     | V12  |
| X J14 | NC_J14 | NC_V13     | V13  |
| X K1  | NC_K1  | NC_V14     | V14  |
| X K3  | NC_K3  | NC_W1      | W1   |
| X K5  | NC_K5  | NC_W2      | W2   |
| X K7  | NC_K7  | NC_W3      | W3   |
| X K8  | NC_K8  | NC_W7      | W7   |
| X K9  | NC_K9  | NC_W8      | W8   |
| X K10 | NC_K10 | NC_W9      | W9   |
| X K11 | NC_K11 | NC_W10     | W10  |
| X K12 | NC_K12 | NC_W11     | W11  |
| X K13 | NC_K13 | NC_W12     | W12  |
| X K14 | NC_K14 | NC_W13     | W13  |
| X L1  | NC_L1  | NC_W14     | W14  |
| X L2  | NC_L2  | NC_Y1      | Y1   |
| X L3  | NC_L3  | NC_Y3      | Y3   |
| X L4  | NC_L4  | NC_Y6      | Y6   |
| X L12 | NC_L12 | NC_Y7      | Y7   |
| X L13 | NC_L13 | NC_Y8      | Y8   |
| X L14 | NC_L14 | NC_Y9      | Y9   |
| X M1  | NC_M1  | NC_Y10     | Y10  |
| X M2  | NC_M2  | NC_Y11     | Y11  |
| X M3  | NC_M3  | NC_Y12     | Y12  |
| X M5  | NC_M5  | NC_Y13     | Y13  |
| X M9  | NC_M8  | NC_Y14     | Y14  |
| X M10 | NC_M9  | NC_A1      | AA1  |
| X M12 | NC_M10 | NC_A2      | AA2  |
| X M13 | NC_M12 | NC_A7      | AA7  |
| X M14 | NC_M13 | NC_A8      | AA8  |
| X M14 | NC_M14 | NC_A9      | AA9  |
| X N2  | NC_N1  | NC_AA10    | AA10 |
| X N3  | NC_N2  | NC_AA11    | AA11 |
| X N10 | NC_N3  | NC_AA12    | AA12 |
| X N12 | NC_N10 | NC_AA13    | AA13 |
| X N13 | NC_N12 | NC_AA14    | AA14 |
| X N14 | NC_N13 | NC_AE1     | AE1  |
| X P1  | NC_N14 | NC_E14     | AE14 |
| X P2  | NC_P1  | NC_AG2     | AG2  |
| X P3  | NC_P2  | NC_AG13    | AG13 |
| X P10 | NC_P3  | NC_AH4     | AH4  |
| X P12 | NC_P10 | NC_AH6     | AH6  |
| X P13 | NC_P12 | NC_AH9     | AH9  |
| X P14 | NC_P13 | NC_AH11    | AH11 |
| X P14 | NC_P14 |            |      |

bga169\_0p5\_12x16

## D-Chip



**Title :**

## 05 eMMC

|      |   |
|------|---|
| Size | B |
|------|---|

Document Number :

### i.MX6\_Core\_S3.2.1.DSN




Rev  
3.2

Date:

Wednesday, December 07, 2016

Sheet 5 of 7





| 8                    | 7         | 6         | 5         | 4                                      | 3         | 2   | 1         |
|----------------------|-----------|-----------|-----------|--|-----------|---|-----------|
| BT_CFG1_7            | BT_CFG1_6 | BT_CFG1_5 | BT_CFG1_4 | BT_CFG2_6                              | BT_CFG2_5 | BT_CFG2_4                                       | BT_CFG2_3 |
| 011X = MMC/eMMC Boot |           |           |           | X0 = 1-bit<br>X1 = 4-bit<br>10 = 8-bit |           | 01 = SD2 Boot<br>10 = SD3 Boot<br>11 = SD4 Boot |           |
| 010X = SD/eSD Boot   |           |           |           | X0 = 1-bit<br>X1 = 4-bit               |           | 01 = SD2 Boot<br>10 = SD3 Boot<br>11 = SD4 Boot |           |
| 0010 = SATA Boot     |           |           |           | X                                      | X         | X   | 0         |

Boot Select Table

NOTE:  
Place series resistors so as to minimize EIM portion of trace length. Two layout possibilities include:  
1) As close to processor as possible.  
2) Close to other componets using EIM signals.