



1. Pre-sim 波型:

Clock-gating:



Pipeline:



Non-pipeline:




2. Gate-level-sim 波型:

Clock-gating:



Pipeline:



Non-pipeline:



### 3. Design Compiler:

Clock-gating(delay-opt):

Area:

Hierarchical cell	Global cell area		Local cell area			Design
	Absolute Total	Percent Total	Combi-national	Noncombi-national	Black-boxes	
hw2 pipe clk gating	203.0054	100.0	2.0218	0.0000	0.0000	hw2 pipe clk gating
clk gate C21	0.8294	0.4	0.0000	0.8294	0.0000	SNPS CLOCK GATE HIGH hw2 pipe clk gating
fs	31.7261	15.6	4.1472	0.0000	0.0000	first stage
fs/add 31	7.9834	3.9	7.9834	0.0000	0.0000	first stage DW01 add 0
fs/dff8	10.3680	5.1	0.0000	0.0000	0.0000	D FF 8
fs/dff8/ff gen 0 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 0
fs/dff8/ff gen 1 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 25
fs/dff8/ff gen 2 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 24
fs/dff8/ff gen 3 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 23
fs/dff8/ff gen 4 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 22
fs/dff8/ff gen 5 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 21
fs/dff8/ff gen 6 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 20
fs/dff8/ff gen 7 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 19
fs/sub 31	9.2275	4.5	9.2275	0.0000	0.0000	first stage DW01 sub 0
ss	168.4282	83.0	0.0000	0.0000	0.0000	second stage
ss/dff16	20.9434	10.3	0.2074	0.0000	0.0000	D FF 16
ss/dff16/ff gen 0 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 18
ss/dff16/ff gen 10 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 6
ss/dff16/ff gen 11 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 5
ss/dff16/ff gen 12 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 4
ss/dff16/ff gen 13 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 3
ss/dff16/ff gen 14 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 2
ss/dff16/ff gen 15 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 1
ss/dff16/ff gen 1 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 17
ss/dff16/ff gen 2 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 15
ss/dff16/ff gen 3 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 14
ss/dff16/ff gen 4 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 13
ss/dff16/ff gen 5 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 12
ss/dff16/ff gen 6 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 11
ss/dff16/ff gen 7 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 10
ss/dff16/ff gen 8 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 9
ss/dff16/ff gen 9 ff inst	1.2960	0.6	0.1555	1.1405	0.0000	D FF 7
ss/mult 42	147.4848	72.7	147.4848	0.0000	0.0000	second stage DW mult uns 2
Total			174.8045	28.2010	0.0000	

1

Power:

Design

Wire Load Model

Library

hw2 pipe clk gating

ZeroWireload

N16ADFP StdCellssOp72vm40c ccs

Global Operating Voltage = 0.72

Power-specific unit information :

Voltage Units = 1V

Capacitance Units = 1.000000pf

Time Units = 1ns

Dynamic Power Units = 1mW (derived from V,C,T units)

Leakage Power Units = 1nW

Attributes

i - Including register clock pin internal power

Cell Internal Power = 629.6423 uW (69%)

Net Switching Power = 286.3854 uW (31%)

Total Dynamic Power = 916.0278 uW (100%)

Cell Leakage Power = 179.7616 nW

Power Group

Internal Power

Switching Power

Leakage Power

Total Power

( % )

Attrs

io pad

0.0000

0.0000

0.0000

0.0000

( 0.00%)

memory

0.0000

0.0000

0.0000

0.0000

( 0.00%)

black box

0.0000

0.0000

0.0000

0.0000

( 0.00%)

clock network

0.2498

2.1762e-02

8.0289e-03

0.2715

( 29.64%)

register

4.2010e-02

1.3622e-02

16.9682

5.5649e-02

( 6.07%)

sequential

0.0000

0.0000

0.0000

0.0000

( 0.00%)

combinational

0.3379

0.2510

162.7801

0.5890

( 64.29%)

Total

0.6296 mW

0.2864 mW

179.7564 nW

0.9162 mW

1

1

Time:

Des/Clust/Port	Wire Load Model	Library
hw2 pipe clkgating	ZeroWireload	N16ADFP StdCellss0p72vm40c ccs
Point	Incr	Path
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
fs/dff8/ff gen 7 ff inst/q reg/CP (DFCNQD2BWP16P90LVT)	0.00	0.00 r
fs/dff8/ff gen 7 ff inst/q reg/Q (DFCNQD2BWP16P90LVT)	0.05	0.05 f
fs/dff8/ff gen 7 ff inst/q (D FF 19)	0.00	0.05 f
fs/dff8/q[7] (D FF 8)	0.00	0.05 f
fs/first stage result[7] (first stage)	0.00	0.05 f
ss/sum[7] (second stage)	0.00	0.05 f
ss/mult 42/b[7] (second stage DW mult uns 2)	0.00	0.05 f
ss/mult 42/U480/ZN (CKND2BWP16P90LVT)	0.01	0.05 r
ss/mult 42/U331/ZN (CKND2D4BWP16P90LVT)	0.01	0.06 f
ss/mult 42/U545/ZN (ND2D2BWP16P90LVT)	0.01	0.07 r
ss/mult 42/U454/Z (OR2D2BWP16P90LVT)	0.01	0.08 r
ss/mult 42/U455/ZN (ND2D4BWP16P90LVT)	0.01	0.09 f
ss/mult 42/U338/ZN (ND2D4BWP16P90LVT)	0.01	0.09 r
ss/mult 42/U340/ZN (ND3D4BWP16P90LVT)	0.01	0.10 f
ss/mult 42/U343/ZN (CKND2BWP16P90LVT)	0.01	0.11 r
ss/mult 42/U447/ZN (AOAI211D2BWP16P90LVT)	0.01	0.12 f
ss/mult 42/U539/Z (XOR2D4BWP16P90LVT)	0.02	0.14 r
ss/mult 42/U437/Z (XOR2D2BWP16P90LVT)	0.02	0.16 f
ss/mult 42/U547/ZN (NR2D2BWP16P90LVT)	0.01	0.17 r
ss/mult 42/U537/ZN (OAI21D2BWP16P90LVT)	0.01	0.19 f
ss/mult 42/U626/ZN (AOI21D1BWP16P90LVT)	0.01	0.20 r
ss/mult 42/U520/ZN (OAI21D1BWP16P90LVT)	0.01	0.21 f
ss/mult 42/U625/ZN (XNR2D1BWP16P90LVT)	0.02	0.23 r
ss/mult 42/product[14] (second stage DW mult uns 2)	0.00	0.23 r
ss/dff16/df[14] (D FF 16)	0.00	0.23 r
ss/dff16/ff gen 14 ff inst/d (D FF 2)	0.00	0.23 r
ss/dff16/ff gen 14 ff inst/q reg/D (DFCNQD2BWP16P90LVT)	0.00	0.23 r
data arrival time		0.23
clock clk (rise edge)	0.24	0.24
clock network delay (ideal)	0.00	0.24
ss/dff16/ff gen 14 ff inst/q reg/CP (DFCNQD2BWP16P90LVT)	0.00	0.24 r
library setup time	-0.01	0.23
data required time		0.23
data required time		0.23
data arrival time		-0.23
slack (VIOLATED: increase significant digits)		0.00

## Pipeline(delay-opt):

### Area:

#### Hierarchical area distribution

Hierarchical cell	Global cell area		Local cell area			Design
	Absolute Total	Percent Total	Combi-national	Noncombi-national	Black-boxes	
hw2 pipe	198.8064	100.0	0.0000	0.0000	0.0000	hw2 pipe
fs	32.4000	16.3	4.1472	0.0000	0.0000	first stage
fs/add 23	7.9834	4.0	7.9834	0.0000	0.0000	first stage DW01 add 0
fs/dff8	11.0419	5.6	0.2074	0.0000	0.0000	D FF 8
fs/dff8/ff gen 0 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 0
fs/dff8/ff gen 1 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 25
fs/dff8/ff gen 2 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 24
fs/dff8/ff gen 3 ff inst	1.7626	0.9	0.4666	1.2960	0.0000	D FF 23
fs/dff8/ff gen 4 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 22
fs/dff8/ff gen 5 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 21
fs/dff8/ff gen 6 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 20
fs/dff8/ff gen 7 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 19
fs/sub 23	9.2275	4.6	9.2275	0.0000	0.0000	first stage DW01 sub 0
ss	166.4064	83.7	0.0000	0.0000	0.0000	second stage
ss/dff16	21.1507	10.6	0.4147	0.0000	0.0000	D FF 16
ss/dff16/ff gen 0 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 18
ss/dff16/ff gen 10 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 6
ss/dff16/ff gen 11 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 5
ss/dff16/ff gen 12 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 4
ss/dff16/ff gen 13 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 3
ss/dff16/ff gen 14 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 2
ss/dff16/ff gen 15 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 1
ss/dff16/ff gen 1 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 17
ss/dff16/ff gen 2 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 15
ss/dff16/ff gen 3 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 14
ss/dff16/ff gen 4 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 13
ss/dff16/ff gen 5 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 12
ss/dff16/ff gen 6 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 11
ss/dff16/ff gen 7 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 10
ss/dff16/ff gen 8 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 9
ss/dff16/ff gen 9 ff inst	1.2960	0.7	0.1555	1.1405	0.0000	D FF 7
ss/mult 34	145.2557	73.1	145.2557	0.0000	0.0000	second stage DW mult uns 2
Total			171.2794	27.5270	0.0000	

### Power:

#### Attributes

i - Including register clock pin internal power

Cell Internal Power = 626.7470 uW (71%)

Net Switching Power = 259.8201 uW (29%)

Total Dynamic Power = 886.5671 uW (100%)

Cell Leakage Power = 177.5667 nW

Power Group	Internal Power	Switching Power	Leakage Power	Total Power	( % )	Attrs
io pad	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
memory	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
black box	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
clock network	0.2432	0.0000	0.0000	0.2432	( 27.43%)	i
register	4.1751e-02	1.0478e-02	16.9884	5.2246e-02	( 5.89%)	
sequential	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
combinational	0.3418	0.2493	160.5764	0.5913	( 66.68%)	
Total	0.6267 mW	0.2598 mW	177.5648 nW	0.8867 mW		

1

Time:

Des/Clust/Port	Wire Load Model	Library
hw2 pipe	ZeroWireload	N16ADFP StdCellss0p72vm40c ccs
Point	Incr	Path
clock clk (rise edge)	0.00	0.00
clock network delay (ideal)	0.00	0.00
fs/dff8/ff gen 3 ff inst/q reg/CP (DFCNQND2BWP16P90LVT)	0.00	0.00 r
fs/dff8/ff gen 3 ff inst/q reg/QN (DFCNQND2BWP16P90LVT)	0.04	0.04 r
fs/dff8/ff gen 3 ff inst/U3/ZN (INVD4BWP16P90LVT)	0.01	0.05 f
fs/dff8/ff gen 3 ff inst/q (D FF 23)	0.00	0.05 f
fs/dff8/q[3] (D FF 8)	0.00	0.05 f
fs/first stage result[3] (first stage)	0.00	0.05 f
ss/sum[3] (second stage)	0.00	0.05 f
ss/mult 34/b[3] (second stage DW mult uns 2)	0.00	0.05 f
ss/mult 34/U310/ZN (XNR2D8BWP16P90LVT)	0.02	0.07 r
ss/mult 34/U472/ZN (OAI22D4BWP16P90LVT)	0.01	0.08 f
ss/mult 34/U471/Z (XOR2D4BWP16P90LVT)	0.02	0.10 r
ss/mult 34/U157/S (FA1D1BWP16P90LVT)	0.03	0.13 f
ss/mult 34/U386/ZN (CKND2BWP16P90LVT)	0.01	0.14 r
ss/mult 34/U385/ZN (ND2D2BWP16P90LVT)	0.01	0.15 f
ss/mult 34/U409/ZN (IOA21D4BWP16P90LVT)	0.02	0.16 f
ss/mult 34/U515/ZN (AOI21D4BWP16P90LVT)	0.01	0.17 r
ss/mult 34/U483/ZN (OAI21D4BWP16P90LVT)	0.01	0.18 f
ss/mult 34/U481/ZN (AOI21D1BWP16P90LVT)	0.01	0.20 r
ss/mult 34/U609/ZN (OAI21D1BWP16P90LVT)	0.01	0.21 f
ss/mult 34/U608/ZN (XNR2D1BWP16P90LVT)	0.02	0.23 r
ss/mult 34/product[14] (second stage DW mult uns 2)	0.00	0.23 r
ss/dff16/d[14] (D FF 16)	0.00	0.23 r
ss/dff16/ff gen 14 ff inst/d (D FF 2)	0.00	0.23 r
ss/dff16/ff gen 14 ff inst/q reg/D (DFCNQD2BWP16P90LVT)	0.00	0.23 r
data arrival time		0.23
clock clk (rise edge)	0.24	0.24
clock network delay (ideal)	0.00	0.24
ss/dff16/ff gen 14 ff inst/q reg/CP (DFCNQD2BWP16P90LVT)	0.00	0.24 r
library setup time	-0.01	0.23
data required time		0.23
data required time		0.23
data arrival time		-0.23
slack (VIOLATED: increase significant digits)		0.00

Non-pipeline(delay-opt):

Area:

Hierarchical area distribution						
Hierarchical cell	Global cell area		Local cell area			Design
	Absolute Total	Percent Total	Combi-national	Noncombi-national	Black-boxes	
hw2 nonpipe	411.9725	100.0	8.7610	0.0000	0.0000	hw2 nonpipe
add 10	41.4202	10.1	41.4202	0.0000	0.0000	hw2 nonpipe DW01 add 2
mult 10	141.7306	34.4	141.7306	0.0000	0.0000	hw2 nonpipe DW mult uns 7
mult 12	160.9114	39.1	160.9114	0.0000	0.0000	hw2 nonpipe DW mult uns 6
sub 12	59.1494	14.4	59.1494	0.0000	0.0000	hw2 nonpipe DW01 sub 2
Total			411.9725	0.0000	0.0000	

## Power:

Design	Wire Load Model	Library
hw2 nonpipe	ZeroWireload	N16ADFP StdCellss0p72vm40c ccs

Global Operating Voltage = 0.72  
Power-specific unit information :  
Voltage Units = 1V  
Capacitance Units = 1.000000pf  
Time Units = 1ns  
Dynamic Power Units = 1mW (derived from V,C,T units)  
Leakage Power Units = 1nW

### Attributes

i - Including register clock pin internal power

Cell Internal Power = 1.0662 mW (58%)  
Net Switching Power = 780.8401 uW (42%)  
-----  
Total Dynamic Power = 1.8471 mW (100%)  
Cell Leakage Power = 494.0578 nW

Information: report power power group summary does not include estimated clock tree power. (PWR-789)

Power Group	Internal Power	Switching Power	Leakage Power	Total Power	( % )	Attrs
io pad	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
memory	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
black box	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
clock network	0.0000	0.0000	0.0000	0.0000	( 0.00%)	i
register	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
sequential	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
combinational	1.0663	0.7808	494.0559	1.8476	( 100.00%)	
Total	1.0663 mW	0.7808 mW	494.0559 nW	1.8476 mW		
1						

## Time:

Des/Clust/Port	Wire Load Model	Library
hw2 nonpipe	ZeroWireload	N16ADFP StdCellss0p72vm40c ccs
Point	Incr	Path
input external delay	0.00	0.00 r
b[1] (in)	0.00	0.00 r
sub 12/B[1] (hw2 nonpipe DW01 sub 2)	0.00	0.00 r
sub 12/U150/ZN (CKND16BWP16P90LVT)	0.00	0.00 f
sub 12/U125/ZN (NR2D8BWP16P90LVT)	0.01	0.01 r
sub 12/U99/ZN (OAI21D4BWP16P90LVT)	0.01	0.02 f
sub 12/U170/ZN (AOI21D4BWP16P90LVT)	0.01	0.03 r
sub 12/U139/ZN (OAI21D1BWP16P90LVT)	0.01	0.04 f
sub 12/U133/ZN (ND2D1BWP16P90LVT)	0.01	0.05 r
sub 12/U135/ZN (ND2D4BWP16P90LVT)	0.01	0.06 f
sub 12/DIFF[7] (hw2 nonpipe DW01 sub 2)	0.00	0.06 f
mult 12/a[7] (hw2 nonpipe DW mult uns 6)	0.00	0.06 f
mult 12/U316/Z (XOR2D4BWP16P90LVT)	0.02	0.09 r
mult 12/U521/ZN (OAI22D4BWP16P90LVT)	0.01	0.09 f
mult 12/U304/ZN (CKND2BWP16P90LVT)	0.01	0.10 r
mult 12/U318/ZN (IND2D2BWP16P90LVT)	0.01	0.11 f
mult 12/U312/ZN (CKND2D2BWP16P90LVT)	0.01	0.11 r
mult 12/U519/Z (XOR2D4BWP16P90LVT)	0.02	0.14 f
mult 12/U425/Z (XOR2D4BWP16P90LVT)	0.02	0.16 f
mult 12/U374/Z (XOR2D2BWP16P90LVT)	0.02	0.17 r
mult 12/U373/ZN (ND2D2BWP16P90LVT)	0.01	0.18 f
mult 12/U503/ZN (CKND2BWP16P90LVT)	0.01	0.19 r
mult 12/U531/ZN (AOI21D2BWP16P90LVT)	0.01	0.19 f
mult 12/U562/ZN (OAI21D2BWP16P90LVT)	0.01	0.20 r
mult 12/U388/ZN (AOI21D2BWP16P90LVT)	0.01	0.21 f
mult 12/U579/ZN (OAI21D1BWP16P90LVT)	0.01	0.22 r
mult 12/U632/ZN (XNR2D1BWP16P90LVT)	0.02	0.24 f
mult 12/product[15] (hw2 nonpipe DW mult uns 6)	0.00	0.24 f
U20/ZN (ND2D1BWP16P90LVT)	0.01	0.24 r
U22/ZN (ND2D1BWP16P90LVT)	0.01	0.25 f
result[15] (out)	0.00	0.25 f
data arrival time		0.25
max delay	0.25	0.25
output external delay	0.00	0.25
data required time		0.25
data required time		0.25
data arrival time		-0.25
slack (VIOLATED: increase significant digits)		0.00





Non-pipeline:

```
300-----A=  4 B=  2 C=  0 S=0 Got=    0 # Expected=    0
310-----A= 14 B=  4 C=  0 S=0 Got=    0 # Expected=    0
320-----A=  3 B=  0 C=  0 S=0 Got=    0 # Expected=    0
330-----A= 10 B=  4 C=  0 S=0 Got=    0 # Expected=    0
340-----A= 56 B= 43 C=  0 S=0 Got=    0 # Expected=    0
350-----A= 25 B= 13 C=  0 S=1 Got=    0 # Expected=    0
360-----A= 45 B=  0 C= 22 S=0 Got=    0 # Expected=  990
360-----A= 45 B=  0 C= 22 S=0 Got=    2 # Expected=  990
360-----A= 45 B=  0 C= 22 S=0 Got=    6 # Expected=  990
360-----A= 45 B=  0 C= 22 S=0 Got=   14 # Expected=  990
360-----A= 45 B=  0 C= 22 S=0 Got=   78 # Expected=  990
360-----A= 45 B=  0 C= 22 S=0 Got=   94 # Expected=  990
360-----A= 45 B=  0 C= 22 S=0 Got=  222 # Expected=  990
360-----A= 45 B=  0 C= 22 S=0 Got=  478 # Expected=  990
360-----A= 45 B=  0 C= 22 S=0 Got=  990 # Expected=  990
370-----A=  6 B=  5 C=  0 S=0 Got=  990 # Expected=    0
370-----A=  6 B=  5 C=  0 S=0 Got=  982 # Expected=    0
370-----A=  6 B=  5 C=  0 S=0 Got=  980 # Expected=    0
370-----A=  6 B=  5 C=  0 S=0 Got=  976 # Expected=    0
370-----A=  6 B=  5 C=  0 S=0 Got=  960 # Expected=    0
370-----A=  6 B=  5 C=  0 S=0 Got=  832 # Expected=    0
370-----A=  6 B=  5 C=  0 S=0 Got=  768 # Expected=    0
370-----A=  6 B=  5 C=  0 S=0 Got=  256 # Expected=    0
370-----A=  6 B=  5 C=  0 S=0 Got=    0 # Expected=    0
380-----A= 52 B= 32 C=  0 S=0 Got=    0 # Expected=    0
390-----A=  7 B=  2 C= 62 S=0 Got=    0 # Expected=  310
390-----A=  7 B=  2 C= 62 S=0 Got=    2 # Expected=  310
390-----A=  7 B=  2 C= 62 S=0 Got=    6 # Expected=  310
390-----A=  7 B=  2 C= 62 S=0 Got=   22 # Expected=  310
390-----A=  7 B=  2 C= 62 S=0 Got=   86 # Expected=  310
390-----A=  7 B=  2 C= 62 S=0 Got=  214 # Expected=  310
390-----A=  7 B=  2 C= 62 S=0 Got= 1238 # Expected=  310
390-----A=  7 B=  2 C= 62 S=0 Got= 1270 # Expected=  310
390-----A=  7 B=  2 C= 62 S=0 Got= 1142 # Expected=  310
390-----A=  7 B=  2 C= 62 S=0 Got=   18 # Expected=  310
390-----A=  7 B=  2 C= 62 S=0 Got=    54 # Expected=  310
390-----A=  7 B=  2 C= 62 S=0 Got=   310 # Expected=  310
400-----A= 41 B= 33 C=  0 S=0 Got=   310 # Expected=    0
400-----A= 41 B= 33 C=  0 S=0 Got=   318 # Expected=    0
400-----A= 41 B= 33 C=  0 S=0 Got=   316 # Expected=    0
400-----A= 41 B= 33 C=  0 S=0 Got=   296 # Expected=    0
400-----A= 41 B= 33 C=  0 S=0 Got=   288 # Expected=    0
400-----A= 41 B= 33 C=  0 S=0 Got=   352 # Expected=    0
```



## 5. Primetime power 測量截圖:

### Clock-gating:

```
*****
Report : Averaged Power
        -hierarchy
Design : hw2 pipe clk gating
Version: V-2023.12
Date   : Thu Oct 17 20:56:03 2024
*****
```

Hierarchy	Int Power	Switch Power	Leak Power	Total Power	%
hw2 pipe clk gating	1.30e-05	6.39e-06	1.75e-07	1.95e-05	100.0
ss (second stage)	9.31e-06	5.17e-06	1.52e-07	1.46e-05	74.9
mult 42 (second stage DW mult uns 2)	6.62e-06	4.99e-06	1.40e-07	1.18e-05	60.1
dff16 (D FF 16)	2.69e-06	1.76e-07	1.27e-08	2.88e-06	14.7
ff gen 13 ff inst (D FF 3)	1.46e-07	7.07e-09	7.25e-10	1.54e-07	0.8
ff gen 9  ff inst (D FF 7)	1.90e-07	7.07e-09	7.93e-10	1.97e-07	1.0
ff gen 12 ff inst (D FF 4)	1.41e-07	7.07e-09	7.34e-10	1.49e-07	0.8
ff gen 8  ff inst (D FF 9)	1.84e-07	7.07e-09	7.89e-10	1.91e-07	1.0
ff gen 11 ff inst (D FF 5)	1.65e-07	7.07e-09	7.58e-10	1.73e-07	0.9
ff gen 7  ff inst (D FF 10)	1.89e-07	7.07e-09	8.07e-10	1.96e-07	1.0
ff gen 10 ff inst (D FF 6)	1.70e-07	7.07e-09	7.80e-10	1.78e-07	0.9
ff gen 6  ff inst (D FF 11)	1.82e-07	7.07e-09	8.08e-10	1.90e-07	1.0
ff gen 5  ff inst (D FF 12)	1.95e-07	7.07e-09	8.15e-10	2.03e-07	1.0
ff gen 1  ff inst (D FF 17)	1.71e-07	7.07e-09	7.95e-10	1.79e-07	0.9
ff gen 4  ff inst (D FF 13)	1.91e-07	7.07e-09	8.02e-10	1.99e-07	1.0
ff gen 0  ff inst (D FF 18)	1.49e-07	7.07e-09	7.78e-10	1.57e-07	0.8
ff gen 3  ff inst (D FF 14)	1.82e-07	7.07e-09	8.11e-10	1.90e-07	1.0
ff gen 2  ff inst (D FF 15)	1.74e-07	7.07e-09	8.11e-10	1.82e-07	0.9
ff gen 15 ff inst (D FF 1)	1.24e-07	7.07e-09	7.25e-10	1.32e-07	0.7
ff gen 14 ff inst (D FF 2)	1.32e-07	7.07e-09	7.25e-10	1.40e-07	0.7
clk gate C21 (SNPS CLOCK GATE HIGH hw2 pipe clk gating)	1.69e-07	2.62e-07	7.50e-12	4.31e-07	2.2
fs (first stage)	3.46e-06	9.26e-07	2.11e-08	4.40e-06	22.5
sub 31 (first stage DW01 sub 0)	5.04e-07	2.76e-07	5.90e-09	7.86e-07	4.0
add 31 (first stage DW01 add 0)	4.31e-07	1.57e-07	5.20e-09	5.93e-07	3.0
dff8 (D FF 8)	2.24e-06	3.56e-07	7.27e-09	2.60e-06	13.3
ff gen 1  ff inst (D FF 25)	2.86e-07	4.84e-08	9.56e-10	3.35e-07	1.7
ff gen 0  ff inst (D FF 0)	2.79e-07	8.51e-08	9.57e-10	3.65e-07	1.9
ff gen 7  ff inst (D FF 19)	2.32e-07	6.82e-10	7.55e-10	2.33e-07	1.2
ff gen 6  ff inst (D FF 20)	2.73e-07	2.80e-08	8.63e-10	3.02e-07	1.5
ff gen 5  ff inst (D FF 21)	2.95e-07	5.46e-08	9.26e-10	3.50e-07	1.8
ff gen 4  ff inst (D FF 22)	2.90e-07	4.03e-08	9.09e-10	3.31e-07	1.7
ff gen 3  ff inst (D FF 23)	2.92e-07	4.84e-08	9.53e-10	3.41e-07	1.7
ff gen 2  ff inst (D FF 24)	2.93e-07	5.04e-08	9.53e-10	3.45e-07	1.8

1

### Pipeline:

```
*****
Report : Averaged Power
        -hierarchy
Design : hw2 pipe
Version: V-2023.12
Date   : Thu Oct 17 20:49:42 2024
*****
```

Hierarchy	Int Power	Switch Power	Leak Power	Total Power	%
hw2 pipe	1.45e-05	5.83e-06	1.74e-07	2.05e-05	100.0
fs (first stage)	3.48e-06	8.99e-07	2.19e-08	4.40e-06	21.5
sub 23 (first stage DW01 sub 0)	5.04e-07	2.76e-07	5.90e-09	7.86e-07	3.8
add 23 (first stage DW01 add 0)	4.31e-07	1.57e-07	5.20e-09	5.93e-07	2.9
dff8 (D FF 8)	2.26e-06	3.29e-07	8.06e-09	2.60e-06	12.7
ff gen 7  ff inst (D FF 19)	2.32e-07	6.26e-10	7.55e-10	2.33e-07	1.1
ff gen 6  ff inst (D FF 20)	2.73e-07	3.39e-08	8.63e-10	3.08e-07	1.5
ff gen 5  ff inst (D FF 21)	2.95e-07	5.17e-08	9.26e-10	3.47e-07	1.7
ff gen 1  ff inst (D FF 25)	2.86e-07	4.79e-08	9.56e-10	3.35e-07	1.6
ff gen 4  ff inst (D FF 22)	2.90e-07	4.62e-08	9.09e-10	3.37e-07	1.6
ff gen 0  ff inst (D FF 0)	2.79e-07	1.44e-08	9.57e-10	2.94e-07	1.4
ff gen 3  ff inst (D FF 23)	3.17e-07	8.52e-08	1.49e-09	4.03e-07	2.0
ff gen 2  ff inst (D FF 24)	2.93e-07	4.68e-08	9.53e-10	3.41e-07	1.7
ss (second stage)	1.10e-05	4.94e-06	1.52e-07	1.61e-05	78.5
mult 34 (second stage DW mult uns 2)	6.70e-06	4.93e-06	1.38e-07	1.18e-05	57.4
dff16 (D FF 16)	4.32e-06	1.05e-08	1.37e-08	4.34e-06	21.2
ff gen 14 ff inst (D FF 2)	2.37e-07	4.22e-10	7.55e-10	2.38e-07	1.2
ff gen 7  ff inst (D FF 10)	2.93e-07	4.22e-10	8.57e-10	2.94e-07	1.4
ff gen 1  ff inst (D FF 17)	2.76e-07	4.22e-10	8.42e-10	2.77e-07	1.4
ff gen 9  ff inst (D FF 7)	2.88e-07	4.22e-10	8.42e-10	2.89e-07	1.4
ff gen 2  ff inst (D FF 15)	2.74e-07	4.22e-10	8.61e-10	2.75e-07	1.3
ff gen 11 ff inst (D FF 5)	2.67e-07	4.22e-10	7.97e-10	2.68e-07	1.3
ff gen 4  ff inst (D FF 13)	2.95e-07	4.22e-10	8.54e-10	2.97e-07	1.4
ff gen 13 ff inst (D FF 3)	2.48e-07	4.22e-10	7.55e-10	2.49e-07	1.2
ff gen 6  ff inst (D FF 11)	2.83e-07	4.22e-10	8.59e-10	2.84e-07	1.4
ff gen 15 ff inst (D FF 1)	2.35e-07	4.22e-10	7.55e-10	2.36e-07	1.2
ff gen 0  ff inst (D FF 18)	2.53e-07	4.22e-10	8.22e-10	2.55e-07	1.2
ff gen 8  ff inst (D FF 9)	2.83e-07	4.22e-10	8.35e-10	2.84e-07	1.4
ff gen 10 ff inst (D FF 6)	2.67e-07	4.22e-10	8.23e-10	2.68e-07	1.3
ff gen 3  ff inst (D FF 14)	2.81e-07	4.22e-10	8.63e-10	2.82e-07	1.4
ff gen 12 ff inst (D FF 4)	2.45e-07	4.22e-10	7.67e-10	2.46e-07	1.2
ff gen 5  ff inst (D FF 12)	2.95e-07	4.22e-10	8.69e-10	2.96e-07	1.4

1

Non-pipeline:

\*\*\*\*\*

Report : Averaged Power

-hierarchy

Design : hw2\_nonpipe

Version: V-2023.12

Date : Thu Oct 17 20:44:40 2024


\*\*\*\*\*

Hierarchy	Int Power	Switch Power	Leak Power	Total Power	%
hw2_nonpipe	3.85e-05	2.79e-05	4.88e-07	6.68e-05	100.0
mult 10 (hw2_nonpipe DW mult uns 7)	1.33e-05	9.33e-06	1.41e-07	2.27e-05	34.0
mult 12 (hw2_nonpipe DW mult uns 6)	1.55e-05	1.07e-05	1.75e-07	2.64e-05	39.5
sub 12 (hw2_nonpipe DW01 sub 2)	5.10e-06	4.86e-06	1.01e-07	1.01e-05	15.1
add 10 (hw2_nonpipe DW01 add 2)	3.54e-06	2.87e-06	6.26e-08	6.48e-06	9.7

1

6. Vivado:


Behavior 波形:



解釋:

結果符合預期

post-implement 波形:




解釋:

結果符合預期

Vivado Summary Overview:

Synthesis	Implementation	Summary   Route Status
Status: <span>✔ Complete</span>	Status: <span>✔ Complete</span>	
Messages: <span>⚠ 1 warning</span>	Messages: No errors or warnings	
Part: xc7z020clg484-1	Part: xc7z020clg484-1	
Strategy: <a href="#">Vivado Synthesis Defaults</a>	Strategy: <a href="#">Vivado Implementation Defaults</a>	
Report Strategy: <a href="#">Vivado Synthesis Default Reports</a>	Report Strategy: <a href="#">Vivado Implementation Default Reports</a>	
Incremental implementation: <a href="#">None</a>	Incremental implementation: <a href="#">None</a>	
DRC Violations	Timing	Setup   Hold   Pulse Width
Summary: <span>⚠ 2 critical warnings</span> <span>⚠ 1 warning</span> <a href="#">Implemented DRC Report</a>	Worst Negative Slack (WNS): 3.225 ns Total Negative Slack (TNS): 0 ns Number of Failing Endpoints: 0 Total Number of Endpoints: 16 <a href="#">Implemented Timing Report</a>	



## 7. 數據表格:

	Area(um <sup>2</sup> )			Timing(ns)			Power(mW)		
	CL	SL	Total	Arrival Time	Required time	Slack (MET)	Dynamic	Leakage	Total
Non-pipelined (DC)	411.972486	0.000000	411.972486	0.25	0.25	0	1.8471	494.0559 nW	1.8476
Non-pipelined (PrimeTime)							66.4	0.488	66.88
Pipelined (DC)	171.279364	27.527041	198.806405	0.23	0.23	0	886.5671 uW	177.5667 nW	0.8867
Pipelined (PrimeTime)							20.33	0.17	20.5
Clock-gated (DC)	174.804484	28.200961	203.005445	0.23	0.23	0	916.0278 uW	179.7616 nW	0.9162
Clock-gated (PrimeTime)							19.39	0.17	19.5

## 8. 心得

這次作業重點在於 Clock gating 省 power，用 Primetime 可以看出。再應用於 FPGA，利用 vivado。流程比第一次作業多了不少，但雖然過程耗時，依然學到了不少 verilog coding、結果分析以及應用於 FPGA 的實用技巧與經驗。