

# DSLab. 12 Analysis of Synchronous Sequential Logic


## Lab. 12 Analysis of Synchronous Sequential Logic

- Analyze and Verify the following circuits using Verilog HDL
  - The sequential circuit with D flip-flop in Fig. 5.17
  - The sequential circuit with JK flip-flop in Fig. 5.18
- Verilog
  - Behavioral level modeling
  - Dataflow modeling
  - Structural level (Gate-level) modeling
- Please write and upload the lab report (Lab12) -- Due on 2022/11/25 23:59

### Mealy and Moore models

(inputs, current state)

⇒ (output, next state)



#### Moore Machine




Fig. 5.21 Block diagram of Mealy and Moore state machine

### State Diagram-Based HDL Model (Mealy) (1/3)





Fig. 5.15


**Table 5.2** *State Table for the Circuit of Fig. 5.15* 

Present State		Input	Next State		Output	
A	В	x	A	В	y	
0	0	0	0	0	0	
0	0	1	0	1	0	
0	1	0	0	0	1	
0	1	1	1	1	0	
1	0	0	0	0	1	
1	0	1	1	0	0	
1	1	0	0	0	1	
1	1	1	1	0	0	



### State Diagram-Based HDL Model (Mealy) (2/3)

```
module Mealy_Zero_Detector (
                                Behavioral model
 output reg y_out,
                                (State diagram)
 inputx in, clock, reset
 reg [1: 0] state, next_state;
 parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
 always @ (posedge clock, negedge reset) // state transition
   if (reset == 0) state <= $0;
   else state <= next state;
 always @ (state, x_in) // Form the next state
  case (state)
    S0: if (x_in) next_state = S1; else next_state = S0;
    S1: if (x_in) next_state = S3; else next_state = S0;
    S2: if (~x_in) next_state = S0; else next_state = S2;
    S3: if (x_in) next_state = S2; else next_state = S0;
  endcase
 always @ (state, x_in) // Form the output
  case (state)
    S0: y out = 0;
    S1, S2, S3: y out = \simx in;
  endcase
endmodule
```



**Table 5.2** State Table for the Circuit of Fig. 5.15

Present State		Input	Next State		Output	
A	В	x	A	В	У У	
0	0	0	0	0	0	
0	0	1	0	1	0	
0	1	0	0	0	1	
0	1	1	1	1	0	
1	0	0	0	0	1	
1	0	1	1	0	0	
1	1	0	0	0	1	
1	1	1	1	0	0	

### State Diagram-Based HDL Model (Mealy) (3/3)

```
module t_Mealy_Zero_Detector;
 wire t_y_out;
 reg t_x_in, t_clock, t_reset;
 Mealy_Zero_Detector M0 (t_y_out, t_x_in, t_clock, t_reset);
 initial #200 $finish;
 initial begin t_clock = 0; forever #5 t_clock = ~t_clock; end
 initial fork
      t reset = 0;
   #2 t reset = 1;
   #87 t reset = 0:
                                        #70 t x in = 1;
   #89 t reset = 1;
                                        #80 t x in = 0:
   #10 t x in = 1;
                                        #90 t_x_in = 1;
   #30 t_x_in = 0;
                                        #100 t_x_i = 0;
   #40 t x in = 1;
                                        #120 t x in = 1;
   #50 t_x_in = 0;
                                        #160 t x in = 0;
   #52 t_x_in = 1;
                                        #170 t x in = 1;
   #54 t x in = 0:
                                      ioin
```

endmodule

### State Diagram-Based HDL Model (Moore) (1/4)





Fig.	20
' '9'	

Present State		Input	Next State		Output
A	В		A	В	у у
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1



### State Diagram-Based HDL Model (Moore) (2/4)

#### Structural model (Fig. 20)

```
module Moore Model STR Fig 5 20 (
 output y_out, A, B,
        x_in, clock, reset
 input
                                                                    Clk
          A, TB;
 wire
// Flip-flop input equations
  assign TA = x in & B;
  assign TB = x_in;
//output equation
  assign y_out = A & B;
                                                                    Clk
// Instantiate Toggle flip-flops
  Toggle_flip_flop_3 M_A (A, TA, clock, reset);
  Toggle_flip_flop_3 M_B (B, TB, clock, reset);
                                                        Clock
                                                              reset
endmodule
                                                               Fig. 20
```

### State Diagram-Based HDL Model (Moore) (3/4)

#### Behavioral model (State diagram)

```
module Moore Model Fig 5 20 (
 output y_out,
 input x in, clock, reset
 reg [1: 0] state;
 parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
 always @ (posedge clock, negedge reset)
  if (reset == 0) state <= S0; // Initialize to state S0
  else case (state)
    S0: if (x_in) state <= S1; else state <= S0;
    S1: if (x_in) state <= S2; else state <= S1;
    S2: if (x in) state <= S3; else state <= S2;
    S3: if (x in) state <= S0; else state <= S3;
  endcase
 assign y_out = (state == S3); // Output of flip-flops
endmodule
```




Fig. 5.20

Present State		Input	Next State		Output
A	В		A	В	<i>y</i>
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1

### State Diagram-Based HDL Model (Moore) (4/4)


```
module t Moore Fig 5 20;
       t_y_out_2, t_y_out_1;
 wire
          t x in, t clock, t reset;
 reg
 Moore_Model_Fig_5_20 M1 (t_y_out_1, t_x_in, t_clock, t_reset);
 Moore_Model_STR_Fig_5_20 M2 (t_y_out_2, A, B, t_x_in, t_clock, t_reset);
 initial #200 $finish;
 initial begin
     t reset = 0:
     t \ clock = 0;
  #5 t reset = 1:
  repeat (16)
   #5 t clock = ~t clock;
 end
 initial begin
      t \times in = 0;
  #15t x in = 1;
  repeat (8)
   #10 t_x_in = ~t_x_in;
 end
endmodule
```

### D Flip-Flop with asynchronous reset

#### **Behavioral Description**

```
module D_flip_flop_AR_b (Q, Q_b, D, Clk, rst);
output Q, Q_b;
input D, Clk, rst;
reg Q;

assign Q_b = ~Q;
always @ (posedge Clk, negedge rst)
if (rst == 0) Q <= 1'b0;
else Q <= D;
endmodule
```



R	Clk	D	Q	Q'
0 1 1	X ↑	X 0 1	0 0 1	1 1 0

(b) Function table

### Characteristic tables and Characteristic equations

#### Characteristic equations

D flip-flop


$$\oplus$$
  $Q(t+1) = D$ 

JK flip-flop


$$\oplus$$
 Q(t+1) = JQ'+K'Q

T flop-flop

$$\oplus$$
  $Q(t+1) = T \oplus Q = TQ'+T'Q$ 



(b) From D flip-flop



### Exercise 1: Analysis of Sequential Circuit (D-FF) (1/2)

- Simulate the sequential circuit shown in Fig. 5.17
  - Drive the input equation and state equation of the sequential circuit shown in Fig. 5.17(a)
  - Drive the state table and the state diagram of the sequential circuit shown in Fig. 5.17(a)
  - Write the Verilog HDL description of the state diagram (i.e., Behavioral model)
  - Write the Verilog HDL description of the logic circuit diagram (i.e., Structural model)
  - Write a Verilog HDL stimulus with a sequence of inputs: 00, 01, 11, 10. Verify that the response is the same for both descriptions (first reset A to 0).

### Exercise 1: Analysis of Sequential Circuit (D-FF) (2/2)




Fig. 5.17 Sequential circuit with *D* flip-flop

### Exercise 2: Analysis of Sequential Circuit (JK-FF) (1/2)

- Simulate the sequential circuit shown in Fig. 5.18
  - Drive the input equation and state equation of the sequential circuit shown in Fig. 5.18
  - Drive the state table and the state diagram of the sequential circuit shown in Fig. 5.18
  - Write the Verilog HDL description of the state diagram (i.e., Behavioral model)
  - Write the Verilog HDL description of the logic circuit diagram (i.e., Structural model)
  - Write a Verilog HDL stimulus with a sequence of inputs: 0, 1, 0, 0.
     Verify that the response is the same for both descriptions (first reset A and B to 0)

### Exercise 2: Analysis of Sequential Circuit (JK-FF) (2/2)




Fig. 5.18 Sequential circuit with JK flip-flop