#### Lab14

### 實驗主題: Registers & Counters

實驗日期:2022/12/05


學號姓名:B103040009 尹信淳

實驗內容: Design and Verify the following circuits using Verilog HDL

1. Four-bit universal shift register 2.BCD synchronous counter

### Exercise1: Four-bit universal shift register

Design and verify the four-bit universal shift register using Verilog HDL structural (gate-level) modeling



## Exercise1 實驗過程描述及推導:

這題我把整個 shift register 分成四塊組合而成,每塊都是由一個 D Flip-flop 跟一個 4x1 multiplexer 組成。D Flip-flop 跟 4x1 multiplexer 的 code 以前練習過,所以只是複習。照著老師給的圖就能照著接成其中一塊。再把這四小塊接起來就會是一個完整的 universal shift register。

在實作時遇到的困難是這四個小部分的 input/output 有點多,容易接錯,所以很考驗細心程度。

#### Testbench:

我用的是老師提供的 tb 來稍作修改。 老師給的 tb:

```
 \begin{array}{c} \text{module t Shift Register 4_beh ();} \\ \text{reg} \\ \text{S1, s0,} \\ \text{MSB in, LSB_in,} \\ \text{Clk, reset_b;} \\ \text{Clck and Clear_b} \\ \text{reg} \\ \text{[3: 0]} \\ \text{L par;} \\ \text{// Parallel input} \\ \text{wire [3: 0]} \\ \text{A_par;} \\ \text{// Parallel input} \\ \text{Shift_Register_4_beh M0 (A_par, I_par,s1, s0, MSB_in, LSB_in, clk, reset_b);} \\ \text{initial #200 $finish;} \\ \text{initial begin clk = 0; forever #5 clk = $\sim$clk; end} \\ \text{initial fork} \\ \text{// test reset action load} \\ \text{#3 reset_b = 1;} \\ \text{#4 reset_b = 0;} \\ \text{#9 reset_b = 1;} \\ \text{#9 reset_b = 1;} \\ \text{// test parallel load} \\ \text{#10 I par = 4'hA;} \\ \text{#10 { [s1, s0] = 2'b11;}} \\ \text{// test shift right} \\ \text{#10 { [s1, s0] = 2'b00;}} \\ \text{// test reset on the fly} \\ \text{#150 reset_b = 1'b0;} \\ \text{#30 MSB in = 1'b0;} \\ \text{#30 { [s1, s0] = 2'b01;}} \\ \text{// test reset on the fly} \\ \text{// test reset on the fly} \\ \text{#160 reset_b = 1'b1;} \\ \text{// initial fork} \\ \text{// test reset on the fly} \\ \text{// test reset_b = 1'b1;} \\ \text{// initial fork} \\ \text{// test reset} \\ \text{// t
```

\_\_\_\_\_\_

# Exercise 2: BCD synchronous counter

Design and verify the BCD synchronous counter using T flip-flops with asynchronous reset and Verilog HDL structural (gate-level) modeling




Fig. 6.9 State diagram of a decimal BCD counter


**Table 6.5**State Table for BCD Counter


Pr	esen	t Sta	te	Next State				Output	Flip-Flop Inputs			
Q <sub>8</sub>	$Q_4$	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>8</sub>	Q <sub>4</sub>	Q <sub>2</sub>	Q <sub>1</sub>	у	TQ <sub>8</sub>	TQ <sub>4</sub>	TQ <sub>2</sub>	TQ <sub>1</sub>
0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	1	0	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	0	1
0	0	1	1	0	1	0	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	0	1
0	1	0	1	0	1	1	0	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	0	1
0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	0	1
1	0	0	1	0	0	0	0	1	1	0	0	1

$$T_{Q1} = 1$$
 $T_{Q2} = Q_8'Q_1$ 
 $T_{Q8} = Q_8Q_1 + Q_4Q_2Q_1$ 
 $y = Q_8Q_1$ 

# Exercise2 實驗過程描述與推導:

這題需要先做 design,但其實老師已經把 design 的大部分過程都提供給我們了,以下我把卡諾圖跟最終的電路圖畫出來:





T flip-flop 的寫法練習過,所以只是複習。在電路圖畫出來之後只要電線不要接錯,structural modeling 就不會有太大的問題。

## Testbench:

這題的 testbench 一樣是拿老師提供的來修改。 老師提供的 testbench:

```
//Stimulus for testing ripple counter
module testcounter;
 reg Count;
reg Reset;
  wire A0,A1,A2,A3;
//Instantiate ripple counter
  Ripple_Counter_4bit M0 (A3, A2, A1, A0, Count, Reset);
  always
 #5 Count = ~Count;
 initial
   begin
     Count = 1'b0;
     Reset = 1'b1;
     #4 Reset = 1'b0;
   end
 initial #170 $finish;
endmodule
```

# 實驗心得

這次實驗途中電腦突然掛掉,讓我沒截圖到實驗結果電腦就開不起來了,但這次運氣好,掛掉的時候我已經檢查完兩題。我會把 vivado 灌好,下次實驗用自己的筆電來進行,以免下禮拜慘劇又再發生,也謝謝助教讓我有補救的方案。