
# Introduction of Vivado


# Open Vivado




### 1-1 · Create a new project




# 1-2 · Create a new project




# 1-3 · Create a new project




# 1-4 · Create a new project




# 1-5 · Create a new project




# 1-6 · Create a new project







# 2-1 · Block design




### 2-2 · Block design




# 2-3 · Block design




# 2-4 · Block design




# 2-5 Block design




# 2-6 · Block design




# 2-7 · Block design




# 2-8 • Block design




### 2-9 · Block design




### 2-10 · Block design




# 2-11 · Block design






# 2-12 · Block design




### 2-13 Block design


\_PPT/project\_1/project\_1.xpr] - Vivado 2018.3 Q- Quick Access <u>H</u>elp Layout BLOCK DESIGN - design 1 Signals Board Sources Design ? \_ 0 6 Diagram × design\_1.v × ø D:/Users/HZC/Desktop/test\_PPT ∨ 
□ Design Sources (1) design 1 (design 1 hd) (1) //Purpose : IP block netlist Ctrl+E Source Node Properties... > Constrai 🔓 Open File Alt+O \*timescale 1 ps / 1 ps > 🔚 Simulati Create HDL Wrapper... (\* CORE\_GENERATION\_INFO > 🗀 Utility view instantiation Template module design 1 (A, Generate Output Products... В, Reset Output Products... S); 16 17 input [0:0]A; Replace File... input [0:0]B; 18 Copy File Into Project output [0:0]S; Hierarchy 19 20 Copy All Files Into Project wire [0:0]A\_1; 21 Source File Pr Remove File from Project... Delete wire [0:0]B\_1; wire [0:0]util\_vector\_ Enable File design 1.b Disable File Alt+Minus 25 assign  $A_1 = A[0];$ Enabled assion R 1 = RIO1-




### 2-14 · Block design




#### 3-1 · Testbench




#### 3-2 · Testbench




#### 3-3 · Testbench




#### 3-4 · Testbench



#### 3-5 Testbench



#### 3-6 · Testbench



### 3-7 · Testbench

```
"timescale Ins / Ips
21 - module testbench();
22
      reg a,b;
      wire s;
      design_1_wrapper W(.A(a),.B(b),.S(s));
27
28 🖯 initial
29 🖨 begin
31
         a <= 1'b<mark>0</mark>;
         b <= 1'b0;
          #10
          a <= 1'b<mark>1</mark>;
          b <= 1'b0;
          #10
          a <= 1'b<mark>0</mark>;
          b <= 1'b1;
          #10
          a <= 1'b1;
          b <= 1'b1;
          #10
          $finish
49 🗀 end
50 😑 endmodule
```

#### 3-8 · Testbench


Sources

× Design

Signals


Board

? \_ 0 5




```
Diagram x design 1.v x design 1 wrapper.v
                                                  × testbench.v
D:/Users/HZC/Desktop/test_PPT/project_1/project_1.srcs/sim_1/new/testbench.v
        ★ → X ■ ■ X // ■ Q
     "timescale 1ns / 1ps
2 由
22
     module testbench();
24
     reg a,b;
     wire s;
     design_1_wrapper VO(.A(a),.B(b),.S(s));
29
30 🖨 initial
31 🖯
     begin
32
33
         a <= 1'b0;
         b \ll 1'b0;
34
35
         #10
36
37
         a <= 1'b1;
         b <= 1'b0;
38
39
         #10
40
         a <= 1'b0;
41
42
         b <= 1'b1;
         #10
44
         ~ - 2- 1!k<mark>1</mark> -
A E
```


# 4-1 Synthesis




# 4-2 Synthesis




# 4-3 Synthesis




#### 5-1 · Simulation



#### 5-2 Simulation



### 5-3 Simulation



### 5-4 Simulation

