


# **DSLab.14 Registers & Counters**

### Lab. 14 Registers & Counters

- Design and Verify the following circuits using Verilog HDL
  - Four-bit universal shift register
  - BCD synchronous counter
- Please write and upload the lab report (Lab14) -- Due on 2022/12/09 23:59

## Example 1: State Diagram-Based HDL Model (Moore) (1/4)



Present State		Input	Ne St <i>a</i>		Output <i>y</i>		
A	В	В х		В			
0	0	0	0	0	0		
0	0	1	0	1	0		
0	1	0	0	1	0		
0	1	1	1	0	0		
1	0	0	1	0	0		
1	0	1	1	1	0		
1	1	0	1	1	1		
1	1	1	0	0	1		




Fig. 20

### Example 1: State Diagram-Based HDL Model (Moore) (2/4)

### Structural model (Fig. 20)

```
module Moore Model STR Fig 5 20 (
 output y_out, A, B,
        x_in, clock, reset
 input
                                                                    Clk
          A, TB;
 wire
// Flip-flop input equations
  assign TA = x in & B;
  assign TB = x_in;
//output equation
  assign y_out = A & B;
                                                                    Clk
// Instantiate Toggle flip-flops
  Toggle_flip_flop_3 M_A (A, TA, clock, reset);
  Toggle_flip_flop_3 M_B (B, TB, clock, reset);
                                                         Clock
                                                              reset
endmodule
                                                               Fig. 20
```

### Example 1: State Diagram-Based HDL Model (Moore) (3/4)

### Behavioral model (State diagram)

```
module Moore Model Fig 5 20 (
 output y out,
 input x in, clock, reset
 reg [1: 0] state;
 parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
 always @ (posedge clock, negedge reset)
  if (reset == 0) state <= S0; // Initialize to state S0
  else case (state)
    S0: if (x_in) state <= S1; else state <= S0;
    S1: if (x_in) state <= S2; else state <= S1;
    S2: if (x in) state <= S3; else state <= S2;
    S3: if (x_in) state <= S0; else state <= S3;
  endcase
 assign y_out = (state == S3); // Output of flip-flops
endmodule
```




Fig. 5.20

Present State		Input	Ne Sta		Output <i>y</i>		
A	В		A B				
0	0	0	0	0	0		
0	0	1	0	1	0		
0	1	0	0	1	0		
0	1	1	1	0	0		
1	0	0	1	0	0		
1	0	1	1	1	0		
1	1	0	1	1	1		
1	1	1	0	0	1		

### Example 1: State Diagram-Based HDL Model (Moore) (4/4)

```
module t Moore Fig 5 20;
        t y out 2, t y out 1;
 wire
          t x in, t clock, t reset;
 reg
 Moore_Model_Fig_5_20 M1 (t_y_out_1, t_x_in, t_clock, t_reset);
 Moore_Model_STR_Fig_5_20 M2 (t_y_out_2, A, B, t_x_in, t_clock, t_reset);
 initial #200 $finish;
 initial begin
     t reset = 0:
     t \ clock = 0;
  #5 t reset = 1:
  repeat (16)
   #5 t clock = ~t clock;
 end
 initial begin
      t \times in = 0;
  #15t x in = 1;
  repeat (8)
   #10 t x in = \sim t x in;
 end
endmodule
```

### Example 2: 4-bit universal shift register (1/3)




Fig. 6.7 Four-bit universal shift register

**Table 6.3** *Function Table for the Register of Fig. 6.7* 

#### **Mode Control**

LSB\_in

$s_1$ $s_0$	<b>Register Operation</b>
0 0	No change
0 1	Shift right
1 0	Shift left
1 1	Parallel load

### Example 2: 4-bit universal shift register (2/3)

```
A_par
Behavioral model
// Behavioral description of a 4-bit universal shift register
// Fig. 6.7 and Table 6.3
                                                                                     Shift_Register
                                                                     MSB in -
                                                                                                          LSB in
module Shift_Register_4_beh (
               [3: 0] A_par,
 output reg
                                               // Register output
                                                                       CLK
               [3: 0]
 input
                                               // Parallel input
                                                                       Clear
                       I par,
                                               // Select inputs
               s1, s0,
 input
                                                                                         I_par
                                               // Serial inputs
               MSB_in, LSB_in,
                                                                                          (a)
                                               // Clock and Clear b
               CLK, Clear_b
);
                                                                          Table 6.3
                                                                          Function Table for the Register of Fig. 6.7
always @ (posedge CLK, negedge Clear_b) if (~Clear_b) A_par <= 4'b0000;
                                                                            Mode Control
                                                                                           Register Operation
                                                                              S<sub>1</sub>
                                                                                   So
    else
      case ({s1, s0})
                                                                                           No change
                                                                                           Shift right
        2'b00: A_par <= A_par;
                                                        // No change
                                                                                           Shift left
                                                       // Shift right
        2'b01: A_par <= {MSB_in, A_par[3: 1]};
                                                                                           Parallel load
        2'b10: A_par <= {A_par[2: 0], LSB_in};
                                                       // Shift left
        2'b11: A_par <= I_par;
                                                        // Parallel load of input
      endcase
endmodule
```

### Example 2: 4-bit universal shift register (3/3)


```
module t_Shift_Register_4_beh ();
                    s1, s0,
                                        // Select inputs
 reg
                    MSB in, LSB in, // Serial inputs
                    clk, reset_b; // Clock and Clear_b
                             // Parallel input
          [3: 0]
                    l_par;
 reg
          [3: 0]
                                        // Register output
 wire
                    A par;
  Shift_Register_4_beh M0 (A_par, I_par,s1, s0, MSB_in, LSB_in, clk, reset_b);
  initial #200 $finish:
  initial begin clk = 0; forever #5 clk = ~clk; end
  initial fork
   // test reset action load
                                                      // test shift left
   #3 reset b = 1:
                                                      #80 LSB in = 1'b1:
   #4 reset b = 0:
                                                      #80 {s1, s0} = 2'b10;
   #9 reset b = 1:
                                                      // test circulation of data
   // test parallel load
                                                      #130 \{s1, s0\} = 2'b11;
   #10 I par = 4'hA;
                                                      #140 \{s1, s0\} = 2'b00;
   #10 {s1. s0} = 2'b11:
                                                     // test reset on the fly
   // test shift right
                                                      #150 \text{ reset } b = 1'b0;
   #30 MSB in = 1'b0;
                                                      #160 \text{ reset } b = 1'b1;
   #30 \{s1, s0\} = 2'b01;
                                                      #160 {s1, s0} = 2'b11;
                                                    ioin
                                                  endmodule
```


# Example 3: 4-bit ripple counter (1/2)

**Table 6.4** *Binary Count Sequence* 

$A_3$	A <sub>2</sub>	<i>A</i> <sub>1</sub>	$A_0$
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0

Fig. 6.8 Four-bit binary ripple counter






### Example 3: 4-bit ripple counter (2/2)

```
Structural model
`timescale 1ns / 100 ps
module Ripple_Counter_4bit (A3,A2,A1,A0, Count, Reset);
 output A3,A2,A1,A0;
 input Count, Reset;
                                              //Stimulus for testing ripple counter
//Instantiate complementing flip-flop
                                              module testcounter;
 Comp_D_flip_flop F0 (A0, Count, Reset);
                                               reg Count;
 Comp_D_flip_flop F1 (A1, A0, Reset);
                                               reg Reset;
                                               wire A0,A1,A2,A3;
 Comp_D_flip_flop F2 (A2, A1, Reset);
                                              //Instantiate ripple counter
 Comp_D_flip_flop F3 (A3, A2, Reset);
                                               Ripple_Counter_4bit M0 (A3, A2, A1, A0, Count, Reset);
endmodule
                                               always
                                               #5 Count = ~Count;
//Complementing flip-flop with delay
                                               initial
                                                begin
//Input to D flip-flop = Q'
                                                  Count = 1'b0:
module Comp D flip flop (Q, CLK, Reset);
                                                  Reset = 1'b1:
 output Q;
                                                  #4 Reset = 1'b0:
 input CLK, Reset;
                                                end
 reg Q;
                                               initial #170 $finish;
 always @ (negedge CLK, posedge Reset)
 if (Reset) Q <= 1'b0; else Q <= #2 ~Q;
                                              endmodule
endmodule
```

### Exercise 1: Four-bit universal shift register

- Design and verify the four-bit universal shift register using Verilog HDL
  - structural (gate-level) modeling



Four-bit universal shift register

**Table 6.3** *Function Table for the Register of Fig. 6.7* 

Mode	Control	_			
<b>s</b> <sub>1</sub>	s <sub>0</sub>	<b>Register Operation</b>			
0	0	No change			
0	1	Shift right			
1	0	Shift left			
1	1	Parallel load			




Fig. 6.7 Four-bit universal shift register (continued)

Parallel inputs (b)

### Exercise 2: BCD synchronous counter (1/2)

- Design and verify the BCD synchronous counter using T flipflops with asynchronous reset and Verilog HDL
  - structural (gate-level) modeling




Fig. 6.9 State diagram of a decimal BCD counter

### Exercise 2: BCD synchronous counter (2/2)

Simplified functions:

$$T_{Q1} = 1$$

$$T_{Q2} = Q_8'Q_1$$

$$T_{Q1} = 1$$
 $T_{Q4} = Q_2Q_1$ 
 $T_{Q2} = Q_8'Q_1$ 
 $T_{Q8} = Q_8Q_1 + Q_4Q_2Q_1$ 
 $y = Q_8Q_1$ 

**Table 6.5** State Table for BCD Counter

<b>Present State</b>			Next State			<b>e</b>	Output	Flip-Flop Inputs				
Q <sub>8</sub>	$Q_4$	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>8</sub>	$Q_4$	Q <sub>2</sub>	Q <sub>1</sub>	y	TQ <sub>8</sub>	TQ <sub>4</sub>	TQ <sub>2</sub>	TQ <sub>1</sub>
0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	1	0	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	0	1
0	0	1	1	0	1	0	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	0	1
0	1	0	1	0	1	1	0	0	0	0	1	1
0	1	1	0	O	1	1	1	0	0	0	0	1
0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	0	1
1	0	0	1	0	0	0	0	1	1	0	0	1