

Picochan

0.1

Generated by Doxygen 1.14.0

1 Picochan - a channel subsystem for Raspberry Pi Pico	1
1.1 Introduction	1
1.2 Channel Programs	2
1.3 Picochan APIs	2
1.4 Compiling	2
1.5 Tracing	3
1.6 Design	3
2 Channel programs	5
2.0.1 Introduction	5
2.0.2 When a CCW command in a channel program is finished	6
2.0.3 Channel program command chaining	7
2.0.4 Channel program ending	7
2.0.5 Notification to application	8
3 Compiling using Picochan	11
4 Channel Subsystem (CSS) API for Applications	13
4.0.1 Introduction	13
4.0.2 Compile-time constants and definitions - examples:	13
4.0.3 Debugging assertions:	13
4.0.4 Types	14
4.0.5 Initialisation of whole CSS	14
4.0.6 Allocation of subchannels in a channel to a CU	14
4.0.6.1 Initialise a channel to a PIO CU	14
4.0.6.2 Initialise a channel to a UART CU	15
4.0.6.3 Initialise a memchan channel to a (cross-core) CU	15
4.0.7 Start a channel to a CU	15
4.0.8 Set PMCW flags of a subchannel to enable/disable, trace or change ISC	15
4.0.9 Start, monitor and control channel programs for a subchannel	15
4.0.10 Variations and wrappers for convenience or optimisation	15
5 Control Unit (CU) API for Device Drivers Overview	17
5.0.1 Introduction	17
5.0.2 Types	18
5.0.3 Compile-time constants and definitions - examples:	18
5.0.4 Debugging assertions:	18
5.0.5 Initialisation of whole CU subsystem	18
5.0.6 Initialisation of each CU	19
5.0.7 Convenience low-level API for device driver to its CU	19
5.0.7.1 Convenience API with fully general arguments	20
5.0.7.2 Convenience API with some fixed arguments	20
5.0.8 Low-level API for device driver to its CU	20

6 Design of Picochan	21
6.0.1 Design	21
6.0.2 CSS <-> CU protocol	22
7 Tracing	23
7.0.1 Introduction	23
7.0.2 pch_dump_trace - parse and display traces (off-platform)	23
7.0.3 Interactive "offload trace buffers and parse/display" with gdb	24
7.0.4 API to enable/disable trace at various levels	24
7.0.4.1 Tracing for CSS	25
7.0.4.2 Tracing for CU	25
8 Topic Index	27
8.1 Topics	27
9 Data Structure Index	29
9.1 Data Structures	29
10 File Index	33
10.1 File List	33
11 Topic Documentation	35
11.1 picochan_base	35
11.1.1 Detailed Description	37
11.1.2 Macro Definition Documentation	37
11.1.2.1 PCH_BSIZE_ZERO	37
11.1.3 Typedef Documentation	37
11.1.3.1 pch_bsizex_t	37
11.1.3.2 pch_ccw_t	37
11.1.3.3 pch_chpid_t	38
11.1.3.4 pch_dmaid_t	38
11.1.3.5 pch_irq_index_t	38
11.1.3.6 pch_schib_t	38
11.1.3.7 pch_unit_addr_t	39
11.1.4 Function Documentation	39
11.1.4.1 pch_bsizex_decode_inline()	39
11.1.4.2 pch_bsizex_decode_raw_inline()	39
11.1.4.3 pch_bsizex_encode_inline()	39
11.1.4.4 pch_bsizex_encode_raw_inline()	39
11.1.4.5 pch_bsizex_encodeex_inline()	40
11.1.4.6 pch_bsizex_wrap()	40
11.2 internal_trc	40
11.2.1 Detailed Description	41
11.2.2 Macro Definition Documentation	41

11.2.2.1 PCH_CONFIG_ENABLE_TRACE	41
11.2.3 Typedef Documentation	41
11.2.3.1 pch_trc_bufferset_t	41
11.2.3.2 pch_trc_timestamp_t	41
11.3 internal_proto	41
11.3.1 Detailed Description	42
11.3.2 Typedef Documentation	42
11.3.2.1 proto_packet_t	42
11.4 internal_css	42
11.4.1 Detailed Description	42
11.4.2 Typedef Documentation	43
11.4.2.1 pch_chp_t	43
11.5 picochan_css	43
11.5.1 Detailed Description	45
11.5.2 Macro Definition Documentation	45
11.5.2.1 PCH_NUM_CHANNELS	45
11.5.2.2 PCH_NUM_ISCS	46
11.5.2.3 PCH_NUM_SCHIBS	46
11.5.3 Function Documentation	46
11.5.3.1 pch_ccw_get_addr()	46
11.5.3.2 pch_chp_alloc()	46
11.5.3.3 pch_chp_configure_memchan()	47
11.5.3.4 pch_chp_configure_piochan()	47
11.5.3.5 pch_chp_configure_uartchan()	47
11.5.3.6 pch_chp_get_channel()	47
11.5.3.7 pch_chp_start()	48
11.5.3.8 pch_css_init()	48
11.5.3.9 pch_css_set_func_irq()	48
11.5.3.10 pch_css_set_io_callback()	48
11.5.3.11 pch_css_set_io_irq()	49
11.5.3.12 pch_css_set_trace()	49
11.5.3.13 pch_css_start()	49
11.5.3.14 pch_sch_cancel()	50
11.5.3.15 pch_sch_halt()	50
11.5.3.16 pch_sch_modify()	50
11.5.3.17 pch_sch_modify_enabled()	50
11.5.3.18 pch_sch_modify_flags()	51
11.5.3.19 pch_sch_modify_intparm()	51
11.5.3.20 pch_sch_modify_isc()	51
11.5.3.21 pch_sch_modify_traced()	51
11.5.3.22 pch_sch_resume()	51
11.5.3.23 pch_sch_run_wait()	52

11.5.3.24 pch_sch_run_wait_timeout()	52
11.5.3.25 pch_sch_start()	52
11.5.3.26 pch_sch_store()	52
11.5.3.27 pch_sch_store_pmcw()	53
11.5.3.28 pch_sch_store_scsw()	53
11.5.3.29 pch_sch_test()	53
11.5.3.30 pch_sch_wait()	53
11.5.3.31 pch_sch_wait_timeout()	54
11.5.3.32 pch_test_pending_interruption()	54
11.5.3.33 void()	54
11.6 picochan_cu	54
11.6.1 Detailed Description	56
11.6.2 Macro Definition Documentation	57
11.6.2.1 MAX_DEVIB_CALLBACKS	57
11.6.2.2 NUM_DEVIB_CALLBACKS	57
11.6.2.3 PCH CU INIT	57
11.6.2.4 PCH_NUM_CUS	57
11.6.3 Typedef Documentation	57
11.6.3.1 pch_cu_t	57
11.6.3.2 pch_devib_t	58
11.6.4 Function Documentation	58
11.6.4.1 pch_cu_get_channel()	58
11.6.4.2 pch_cu_init()	58
11.6.4.3 pch_cu_register()	58
11.6.4.4 pch_cu_set_trace_flags()	59
11.6.4.5 pch_cu_start()	59
11.6.4.6 pch_cus_init()	59
11.6.4.7 pch_cus_memcu_configure()	59
11.6.4.8 pch_cus_piocu_configure()	60
11.6.4.9 pch_cus_set_trace()	60
11.6.4.10 pch_cus_trace_cu()	60
11.6.4.11 pch_cus_trace_dev()	60
11.6.4.12 pch_cus_uartcu_configure()	61
11.6.4.13 pch_dev_receive_then()	61
11.6.4.14 pch_dev_send_then()	62
11.6.4.15 pch_dev_send_zeroes_then()	63
11.6.4.16 pch_dev_set_callback()	63
11.6.4.17 pch_devib_prepare_callback()	64
11.6.4.18 pch_devib_prepare_count()	64
11.6.4.19 pch_devib_prepare_read_data()	64
11.6.4.20 pch_devib_prepare_update_status()	65
11.6.4.21 pch_devib_prepare_write_data()	65

11.6.4.22 pch_devib_prepare_write_zeroes()	65
11.6.4.23 pch_get_cu()	66
11.6.4.24 pch_get_devib()	66
11.6.4.25 pch_register_devib_callback()	66
11.6.4.26 pch_register_unused_devib_callback()	66
11.7 picochan_hldev	66
11.7.1 Detailed Description	68
11.7.2 Typedef Documentation	69
11.7.2.1 pch_hldev_config_t	69
11.7.2.2 pch_hldev_getter_t	69
11.7.2.3 pch_hldev_t	69
11.7.3 Function Documentation	69
11.7.3.1 pch_hldev_config_init()	69
11.7.3.2 pch_hldev_end()	70
11.7.3.3 pch_hldev_end_equipment_check()	70
11.7.3.4 pch_hldev_end_exception()	70
11.7.3.5 pch_hldev_end_exception_sense()	71
11.7.3.6 pch_hldev_end_intervention()	71
11.7.3.7 pch_hldev_end_ok()	71
11.7.3.8 pch_hldev_end_ok_sense()	71
11.7.3.9 pch_hldev_end_reject()	71
11.7.3.10 pch_hldev_end_stopped()	72
11.7.3.11 pch_hldev_get()	72
11.7.3.12 pch_hldev_get_index()	72
11.7.3.13 pch_hldev_get_index_required()	72
11.7.3.14 pch_hldev_get_required()	72
11.7.3.15 pch_hldev_receive()	73
11.7.3.16 pch_hldev_receive_buffer_final()	73
11.7.3.17 pch_hldev_receive_string_final()	73
11.7.3.18 pch_hldev_receive_then()	73
11.7.3.19 pch_hldev_send()	74
11.7.3.20 pch_hldev_send_then()	74
11.7.3.21 pch_hldev_terminate_string()	74
11.7.3.22 pch_hldev_terminate_string_end_ok()	74
12 Data Structure Documentation	75
12.1 addr_count Struct Reference	75
12.2 css Struct Reference	75
12.2.1 Detailed Description	76
12.3 dmachan_1way_config Struct Reference	76
12.4 dmachan_cmd Union Reference	76
12.5 dmachan_config Struct Reference	76

12.6 dmachan_link Struct Reference	77
12.7 dmachan_mem_rx_channel_data Struct Reference	77
12.8 dmachan_mem_tx_channel_data Struct Reference	77
12.9 dmachan_pio_rx_channel_data Struct Reference	77
12.10 dmachan_pio_tx_channel_data Struct Reference	78
12.11 dmachan_rx_channel Struct Reference	78
12.12 dmachan_rx_channel_data_t Union Reference	78
12.13 dmachan_rx_channel_ops Struct Reference	78
12.14 dmachan_tx_channel Struct Reference	79
12.15 dmachan_tx_channel_data_t Union Reference	79
12.16 dmachan_tx_channel_ops Struct Reference	79
12.17 irq_index_config Struct Reference	79
12.18 pch_bsizex Struct Reference	80
12.18.1 Detailed Description	80
12.19 pch_bsizex Struct Reference	80
12.19.1 Detailed Description	81
12.20 pch_ccw Struct Reference	81
12.20.1 Detailed Description	81
12.21 pch_channel Struct Reference	82
12.22 pch_chp Struct Reference	82
12.22.1 Detailed Description	82
12.23 pch_cu Struct Reference	82
12.23.1 Detailed Description	83
12.23.2 Field Documentation	83
12.23.2.1 num_devibs	83
12.24 pch_dev_range Struct Reference	84
12.25 pch_dev_sense Struct Reference	84
12.25.1 Detailed Description	84
12.26 pch_devib Struct Reference	84
12.26.1 Detailed Description	85
12.27 pch_devib_callback_info Struct Reference	85
12.27.1 Detailed Description	85
12.28 pch_devib_list Struct Reference	86
12.29 pch_hldev Struct Reference	86
12.29.1 Detailed Description	86
12.30 pch_hldev_config Struct Reference	86
12.30.1 Detailed Description	87
12.31 pch_intcode Struct Reference	87
12.31.1 Detailed Description	87
12.32 pch_pio_config Struct Reference	88
12.33 pch_piochan_config Struct Reference	88
12.34 pch_piochan_pins Struct Reference	88

12.35 pch_pmcw Struct Reference	88
12.35.1 Detailed Description	89
12.36 pch_schib Struct Reference	89
12.36.1 Detailed Description	90
12.37 pch_schib_mda Struct Reference	90
12.37.1 Detailed Description	91
12.38 pch_scsw Struct Reference	91
12.38.1 Detailed Description	91
12.39 pch_trc_bufferset Struct Reference	91
12.39.1 Detailed Description	92
12.39.2 Field Documentation	92
12.39.2.1 buffers	92
12.39.2.2 irqnum	92
12.40 pch_trc_header Struct Reference	93
12.41 pch_trc_timestamp Struct Reference	93
12.41.1 Detailed Description	93
12.42 pch_trdata_address_change Struct Reference	93
12.43 pch_trdata_byte Struct Reference	94
12.44 pch_trdata_ccw_addr_sid Struct Reference	94
12.45 pch_trdata_chp_alloc Struct Reference	94
12.46 pch_trdata_count_dev Struct Reference	94
12.47 pch_trdata_counts_dev Struct Reference	95
12.48 pch_trdata_cu_register Struct Reference	95
12.49 pch_trdata_cus_call_callback Struct Reference	95
12.50 pch_trdata_cus_init_mem_channel Struct Reference	95
12.51 pch_trdata_cus_register_callback Struct Reference	96
12.52 pch_trdata_cus_tx_complete Struct Reference	96
12.53 pch_trdata_dev Struct Reference	96
12.54 pch_trdata_dev_byte Struct Reference	96
12.55 pch_trdata_dma_init Struct Reference	97
12.56 pch_trdata_dmachan Struct Reference	97
12.57 pch_trdata_dmachan_byte Struct Reference	97
12.58 pch_trdata_dmachan_cmd Struct Reference	97
12.59 pch_trdata_dmachan_piochan_init Struct Reference	98
12.60 pch_trdata_dmachan_segment Struct Reference	98
12.61 pch_trdata_dmachan_segment_memstate Struct Reference	98
12.62 pch_trdata_func_irq Struct Reference	99
12.63 pch_trdata_hldev_config_init Struct Reference	99
12.64 pch_trdata_hldev_data Struct Reference	99
12.65 pch_trdata_hldev_data_then Struct Reference	100
12.66 pch_trdata_hldev_end Struct Reference	100
12.67 pch_trdata_hldev_start Struct Reference	100

12.68 pch_trdata_id_byte Struct Reference	101
12.69 pch_trdata_id_irq Struct Reference	101
12.70 pch_trdata_intcode_scsw Struct Reference	101
12.71 pch_trdata_irq_handler Struct Reference	101
12.72 pch_trdata_irqnum_opt Struct Reference	102
12.73 pch_trdata_packet_dev Struct Reference	102
12.74 pch_trdata_packet_sid Struct Reference	102
12.75 pch_trdata_pio_irq Struct Reference	102
12.76 pch_trdata_scsw_sid_cc Struct Reference	103
12.77 pch_trdata_sid_byte Struct Reference	103
12.78 pch_trdata_word_byte Struct Reference	103
12.79 pch_trdata_word_dev Struct Reference	103
12.80 pch_trdata_word_sid Struct Reference	104
12.81 pch_trdata_word_sid_byte Struct Reference	104
12.82 pch_txsm Struct Reference	104
12.83 pch_uartchan_config Struct Reference	104
12.84 proto_packet Struct Reference	105
12.84.1 Detailed Description	105
12.85 proto_parsed_devstatus_payload Struct Reference	105
12.86 proto_payload Struct Reference	105
12.87 ua_slist Struct Reference	105
13 File Documentation	107
13.1 dmachan_internal.h	107
13.2 dmachan_trace.h	108
13.3 memchan_internal.h	109
13.4 piochan.h	110
13.5 base/include/picochan/bsize.h File Reference	110
13.5.1 Detailed Description	111
13.5.2 Typedef Documentation	111
13.5.2.1 pch_bsize_t	111
13.6 bsize.h	112
13.7 base/include/picochan/ccw.h File Reference	113
13.7.1 Detailed Description	114
13.8 ccw.h	114
13.9 base/include/picochan/dev_status.h File Reference	115
13.9.1 Detailed Description	115
13.10 dev_status.h	116
13.11 dmachan.h	116
13.12 dmachan_defs.h	120
13.13 base/include/picochan/ids.h File Reference	121
13.14 ids.h	122

13.15 base/include/picochan/intcode.h File Reference	122
13.15.1 Typedef Documentation	122
13.15.1.1 pch_intcode_t	122
13.16 intcode.h	123
13.17 base/include/picochan/scsw.h File Reference	123
13.17.1 Typedef Documentation	124
13.17.1.1 pch_scsw_t	124
13.18 scsw.h	124
13.19 base/include/picochan/trc.h File Reference	125
13.19.1 Macro Definition Documentation	127
13.19.1.1 PCH_TRC_RT	127
13.20 trc.h	127
13.21 trc_record_types.h	128
13.22 trc_records.h	129
13.23 txsm_state.h	133
13.24 chop.h	133
13.25 base/proto/packet.h File Reference	134
13.26 packet.h	134
13.27 payload.h	135
13.28 bufferset.h	136
13.29 trace.h	137
13.30 trace_lock.h	138
13.31 txsm.h	138
13.32 ccw_fetch.h	139
13.33 css/channel.h File Reference	139
13.34 channel.h	140
13.35 css/css_internal.h File Reference	143
13.35.1 Variable Documentation	144
13.35.1.1 CSS	144
13.36 css_internal.h	145
13.37 css_trace.h	146
13.38 css/include/picochan/css.h File Reference	147
13.39 css.h	150
13.40 css/include/picochan/pmcw.h File Reference	153
13.40.1 Detailed Description	153
13.40.2 Typedef Documentation	154
13.40.2.1 pch_pmcw_t	154
13.41 pmcw.h	154
13.42 css/include/picochan/schib.h File Reference	155
13.42.1 Detailed Description	155
13.42.2 Typedef Documentation	156
13.42.2.1 pch_schib_mda_t	156

13.43 schib.h	156
13.44 schib_dlist.h	157
13.45 schib_internal.h	157
13.46 schibs_lock.h	157
13.47 cu_internal.h	158
13.48 cus_trace.h	159
13.49 devibs_lock.h	160
13.50 cu/include/picochan/cu.h File Reference	160
13.51 cu.h	163
13.52 cu/include/picochan/dev_api.h File Reference	167
13.52.1 Detailed Description	168
13.52.2 Function Documentation	169
13.52.2.1 pch_dev_call_final_then()	169
13.52.2.2 pch_dev_call_or_reject_then()	169
13.53 dev_api.h	169
13.54 cu/include/picochan/dev_sense.h File Reference	170
13.54.1 Detailed Description	171
13.55 dev_sense.h	171
13.56 cu/include/picochan/devib.h File Reference	172
13.56.1 Detailed Description	173
13.56.2 Macro Definition Documentation	174
13.56.2.1 PCH_DEVIB_LIST_INIT	174
13.57 devib.h	174
13.58 hldev_trace.h	177
13.59 hldev/include/picochan/hldev.h File Reference	179
13.60 hldev.h	181
Index	185

Chapter 1

Picochan - a channel subsystem for Raspberry Pi Pico

1.1 Introduction

Picochan is

- library software that runs on Raspberry Pi Pico microcontrollers or, more generally, RP-series family chips such as RP2040 and RP2350.
- inspired by the I/O architecture of IBM mainframes which provides application-facing I/O machine instructions that trigger the *Channel Subsystem* (CSS) to run asynchronous channel programs of *Channel Command Words* (CCWs) communicated to a remote *Control Unit* (CU) that performs the low-level device I/O
- implements a CSS and CU(s) as low-level libraries to drive available Pico peripherals (e.g. DMA, UART, PIO) that allow separating the CSS from CU on separate cores of one Pico or separate Picos
- licensed as Open Source
- not designed particularly to be a replacement or "better than" any existing way of writing software for Pico that does I/O, whether with plain software libraries or addition peripherals (e.g. USB) or hardware (e.g. breakout boards)
- written for interest in order to find out whether this I/O model which proved useful for mainframes and their programmers when introduced 60+ years ago is a useful model now that Pico microcontroller I/O capabilities have caught up with those of mainframes 30-40 years ago
- **NOT** compatible in any way with actual mainframe I/O software, hardware, channels, CUs or I/O or device hardware
- **NOT** anything that does or would make sense to port to or compile on actual mainframe hardware, whether old or new. This is fundamental since Picochan is written to use the low-level microcontroller-style "bit-banging" of DMA and pin-based peripherals (UART, PIO) in order to implement its functionality - the functionality which actual IBM mainframe architectures (from S/360 right up to modern z/Architecture) hide invisibly behind their actual hardware/firmware-implemented I/O architecture.

1.2 Channel Programs

The Application API arranges for a series of I/O operations to happen to/from a device by using the CSS to start a *channel program* to its subchannel that runs asynchronously, managed by the CSS. Each I/O command - known as a *Channel Command Word* (CCW) - in the channel program gets the device to perform a "read-like" or "write-like" command that send/receives (offers/requests) a segment of data to/from the device. The command has an 8-bit command code field so a device may simply implement a basic "read" and/or "write" command or may offer a larger range of more complex commands for application use.

CCWs can be chained together in sequences and loops (with simplistic conditional branches) to form a channel program. Each CCW in the channel program and its completion on success or error can be flagged to notify the application by means of callbacks or interrupts. The notifications can be either passive (with the channel program continuing in parallel) or allowing suspend/resume that the program can use to inspect and/or update the CCWs of the channel program as it progresses.

For more information, see the [Introduction to Channel Programs](#).

1.3 Picochan APIs

For writing an application that uses the CSS to perform I/O to devices on a CU, you use the Picochan application API for using the CSS along with documentation provided by the CU-side device driver author on what CCW commands are supported for that device and what they do.

[Application API for using CSS](#)

For writing a device driver that uses the CU to talk to a specific kind of device and offers a useful set of CCWs for a Picochan application on a CSS to use, you use the Picochan application API for using the CU along with documentation for the device you are driving.

[Device driver API for using CU](#)

1.4 Compiling

Picochan is written in C using the Pico SDK. It uses CMake in the way recommended by that SDK. Similarly to how the Pico SDK divides into multiple modules with names of the form `pico_foo` and `hardware_foo`, Picochan is divided into three CMake modules:

- `picochan_base`
- `picochan_css`
- `picochan_cu`

For which modules to use for which purposes and how to use CMake to compile your application and/or device driver programs, see [Compiling](#).

1.5 Tracing

Picochan can be configured to write trace records for events happening in the CSS and CUs to help debugging of applications, device drivers and Picochan itself. Trace records are small binary records written with low-overhead (although compiled out by default) to in-memory ring buffers (e.g. 2 x 1KB). Offloading trace buffers can be done easily even with no application support if, e.g., SWD access is available (via openocd or gdb) and a Picochan-supplied `pch_dump_trace` program (a small C program intended to be compiled and run off-platform) parses and displays human-readable output of what each event represents. See [Tracing](#).

1.6 Design

There is a [brief summary](#) of the design of Picochan.

Chapter 2

Channel programs

2.0.1 Introduction

A *channel program* is a series of (and often just one) 8-byte *Channel Command Words* (CCWs).

A CCW has API C type `pch_ccw_t` which is architecturally defined:

- 8-bit command code
- 8-bit flags
- 16-bit data segment size
- 32-bit data address

The required alignment for a CCW is 4-bytes, not 8-bytes, i.e. a CCW must be at an address divisible by 4 but need not be at an address that is divisible by 8.

Each subchannel can be running a channel program independently, started (asynchronously) by the application API `pch_sch_start(sid, ccwaddr)` which starts a channel program sending CCW commands to the device addressed by SID `sid` (via the channel to its CU) starting with the CCW at address `ccwaddr`

When the CSS executes a CCW, it sends the device (via communication over the channel to the CU that owns the device) a request with the given command code in the CCW. That can simply be a "Write" (command code 1) or "Read" (command code 2) - where Write and Read mean whatever the device driver chooses them to mean - or a different device-driver-documented command code (up to 239) for more complex commands.

- All odd command codes are Write-type (the CCW address and size provides a data segment for the device to receive and use to "write to the device")
- All even command codes are Read-type (the CCW address and size provides a data segment to be written to by the device).

Since the device driver is running on remotely on the CU (whether an entirely differnt Pico or the other core of the same Pico that the CSS runs on) the data transfers from/to the CCW data segment to/from the device happen via the channel and Pico peripherals (DMA, UART, PIO whatever), as driven by the CSS/CU software. This is the the whole point of this software.

The data area for the device to read/write begins with the `(address, count)` segment in that first CCW but can continue...

- if the "chain-data" flag (`PCH_CCW_FLAG_CD`) is set in the CCW flags field, then when the device exhausts that segment, the CSS fetches the next CCW in memory (next 8 bytes) and the device continues its reading/writing from/to the `(address, count)` in the new CCW. For that new ("data-chained") CCW, the command field is ignored.

When the data area is exhausted from that CCW command (the segment data-chained CCWs), the channel program will finish...unless the "chain-command" flag is set in the most recent CCW. See further down for what happens for command chaining.

When the channel program finishes, it is because the device has sent a channel operation to the CSS saying "UpdateStatus" (a CU->CSS operation code) with an 8-bit device status whose flags say "finish the channel program".

The "device status" is an 8-bit architected set of flags for the device to inform the CSS and the application

- The device can inform the CSS at any time about its status - it arrives at the CSS from the CU in an "Update← Status" protocol operation
- When a device has finished processing a CCW command, it will (and indeed must) send an UpdateStatus with a device status whose flags indicate that completion
- A device can send an UpdateStatus even when it is not in the process of dealing with a channel program - this is known as an "unsolicited" device status and it includes an "Alert" flag so that an application can be notified asynchronously about an event of interest at a device even when no channel program is in progress for that subchannel.
- The CSS makes that 8-bit device status visible to the application by storing it in the `devs` field in the Subchannel Status Word ("SCSW") part of the SCHIB at times in time for when the subchannel is notified. Some fields of the SCSW, including that for the device status, may not contain meaningful values at other times.

2.0.2 When a CCW command in a channel program is finished

When the device has finished with one CCW command (including any following data-chained CCWs) it sends an UpdateStatus with a device status whose flags indicate that it has finished that CCW command (flags including DeviceEnd and ChannelEnd)

At this point the CSS looks at the status of the subchannel and the flags field of the CCW to decide how to continue, testing the following conditions in order:

- If the subchannel has any unusual state (for example a CSS-side error or the application has done a `pch_← sch_halt(sid)`) then then the channel program ends - see the "Channel program ending" section below.
- If the CCW "chain-command" flag (`PCH_CCW_FLAG_CC`) is *not* set, then the channel program ends
- If the device status has flags that indicate any "unusual conditions" (anything other than a simple Device← End|ChannelEnd and an optional StatusModifier) then the channel program ends
- Here, the subchannel is OK, the device status indicates the CCW command was processed with no unusual conditions and the CCW CCW "chain-command" flag is present: the CSS proceeds with "command chaining" as described immediately below.

2.0.3 Channel program command chaining

When an individual CCW command has finished and command-chaining is appropriate (see above for when that is), rather than ending the channel program, the CSS proceeds by fetching another CCW.

- If the device status did *not* include the StatusModifier flag, then the next CCW fetched is the one in memory immediately after the previous CCW (i.e. at an address 8 bytes beyond the previous CCW address)
- If the device status *did* include the StatusModifier flag, then the CCW "skips" the next CCW and fetches the one after that (i.e. at an address 16 bytes beyond the previous CCW address)

The CSS then considers that newly fetched CCW for processing by testing CCW flags as though in the following order:

- If the "suspend" (S) flag (`PCH_CCW_FLAG_SUSPEND`) is set, then the CSS "susends" the channel program:
 - the application is notified (see below) just as it would be if the channel program ended but the CCW address and other fields in the schib are set so that the channel program can be resumed from its current position
 - with the channel program suspended, the application can inspect the schib and do whatever it likes, including updating CCWs in memory. It can then resume the channel program by calling `pch_sch_resume(sid)` and the CSS resumes the channel program from where it left off.
- If the "program controlled interruption" (PCI) flag (`PCH_CCW_FLAG_PROGRAM_CONTROLLED_INTERRUPT`) is set, then the CSS triggers a notification to the application (see below) with the schib indicating the current channel program information (CCW address, status and so on) at this point but immediately continues executing the channel program (as described below) without stopping. The continuing channel program may (and probably will) cause the SCSW to be updated as it progresses so what the application sees, if it looks, will depend on when it looks.

Here, the CSS is going to "command-chain" and thus continue the channel program. If the CCW command is a normal one (1-239) then the CSS sends the command for execution just as at the start of the channel program and the program continues in that fashion.

However, as well as those normal CCW commands that can be sent to the device (as described at the beginning of the description of CCWs and channel programs) there is an additional CCW command that can be used when chaining: "Transfer In Channel" (TIC) which has CCW command code decimal 240, hex 0xf0 (`PCH_CCW_CMD_TRANSFER_IN_CHANNEL`). (This specific command code value is different from that for mainframe I/O.)

The CCW command TIC is the equivalent of a "goto" or "jump" for the channel program and causes the CSS to get the memory address field of the CCW (usually used as a data segment pointer) and treat it as the memory address of the next CCW to be fetched. The CSS then fetches that new CCW and continues the channel program from there, subject to a few corner cases.

It is valid (and common) to have a channel program with a loop and it is valid to TIC to a TIC CCW but there are some corner case conditions which are not yet checked and are probably not handled correctly/sensibly by Picochan at the moment.

2.0.4 Channel program ending

When the channel program finishes, the CSS "notifies" the application unless the application has chosen to avoid that by setting various mask bits.

Similarly to how IRQs typically allow masking and enabling/disabling in various ways, the CSS provides ways for the application to choose how/when an event happening for a SCHIB (such as a channel program ending) triggers notification.

2.0.5 Notification to application

An event happens on a subchannel

- when a channel program ends
- when a device explicitly sends its device status to the CSS and includes the "Alert" flag
- when the CSS fetches a CCW while progressing a channel program and the CCW includes the "Suspend" (S) flag or the "Program Controlled Interruption" (PCI) flag.

The application can either detect and manage these events using API calls (see further down) or can arrange that the CSS notifies the application when they happen by means of an asynchronous notification.

Such an asynchronous notification is via an "I/O Interruption" which, on Pico, is implemented by the raising of the "CSS I/O IRQ". The IRQ number for that is (must be) set at or after software CSS initialisation time with the API call `pch_css_set_io_irq(io_irqnum)`. The IRQ chosen should be one not used by any real peripheral - RP2040 and RP2350 have quite a few non-externally-connected IRQs that are convenient for this purpose.

Each subchannel has an Interrupt Service Class ("ISC") which is a 3-bit number (0-7) which defaults to 0. The ISC for a schib is in the Path Management Control Word ("PMCW") field and can be modified (at any time) with the general API call `pch_sch_modify(sid, pmcw)` or its convenient more specific variant `pch_sch_modify_isc(sid, iscnum)`.

A global 8-bit "I/O interruption mask" (one for each ISC) determines whether a SCHIB with an I/O notification pending actually raises the I/O IRQ. The mask can be set using API call `pch_css_set_isc_enable_mask(mask)` and, as usual with such an IRQ enablement mask, when a bit changes from 0 to 1 any pending SCHIBs with the ISC will cause the notification to happen at that point.

Although an application could write and set an IRQ handler itself to manage I/O interrupts, it may well instead want to set the IRQ handler to the provided handler function `pch_css_io_irq_handler` and set a callback function with `pch_css_set_io_callback(io_callback_t io_callback)`. In this case, schib notifications cause that provided handler to retrieve the state information, clear down the notification (see the "TEST SUBCHANNEL" function, `pch_sch_test()`) and call the callback function with the interruption code (`pch_intcode_t`) and SCSW (`pch_scsw_t`) as direct arguments.

Instead of getting an asynchronous notification by an I/O interrupt or callback, an application can choose to retrieve and reset the "notification pending" state of a subchannel itself - this should be while the ISC for the subchannel is masked (i.e. the bit in the ISC enablement mask for the subchannel's ISC should be zero) or else there is a race condition when the CSS handles the notification itself.

There are three main API calls related to inspecting and resetting interruption conditions and related state for subchannels. This state all resides in the SCSW part of the schib.

- `pch_sch_store(sid, schib)` fetches the current value of the schib and writes it to the `pch_schib_t *schib` pointer. The convenience function `pch_sch_store_scsw(sid, sscsw)` just fetches the SCSW field of the schib and writes that to its pointer argument. Either way, this is a "look but not touch" API call which copies the SCSW (atomically) at the precise moment the function is called and no subchannel state is changed.
- `pch_sch_test(sid, sscsw)` corresponds to the mainframe I/O instruction "TEST SUBCHANNEL" and this is the usual way to do deal with non-asynchronous notification of a subchannel but the naming is counter-intuitive. As well as fetching the current SCSW from the subchannel, it atomically tests to see whether the subchannel is in an "interruption condition" state and, if so, it *resets* that state:
 - After calling `pch_sch_test` on a subchannel that is causing an interruption condition, the subchannel

- * is removed from the pending list and will no longer cause an I/O interruption, even if the ISC bit corresponding to the subchannel's ISC is re-enabled in the global ISC mask.
- * has the relevant parts of the SCSW cleared/reset so that it is no longer "status pending" - in particular, the PCH_SC_STATUS_PENDING flag is cleared from `ctrl_flags`
- *Without* calling `pch_sch_test` on a subchannel, a subchannel that is causing an interruption condition will remain in that state and, simply returning from the I/O interrupt handler will mean the handler is immediately re-entered. If the I/O interrupt handler is set to `pch_css_io_irq_handler` then that function calls `pch_sch_test` for you in order to retrieve the SCSW and call your callback function (set with `pch_css_set_io_callback`) with the retrieved SCSW. The other argument to your callback function is the `pch_intcode_t` that has the corresponding SID.
- `pch_test_pending_interruption()` (no arguments) tests whether any subchannel at all is currently causing an interrupt condition (whether masked or not). It should usually only be called when the ISC mask bits are disabled for the ISC of any subchannel that may possibly cause an interruption or else there is a race condition between the `pch_test_pending_interruption()` and the I/O interrupt handler being invoked. The type of the return value is `pch_intcode_t` which has two fields: a SID and a condition code (0-3).
 - If a subchannel is causing an interruption condition, the `pch_intcode_t` returned has its SID and cc=0. In this case, the interruption condition state is removed from the subchannel and it will no longer cause an interruption. However, the "status pending" and associated flags in the SCSW remain until inspected/cleared with `pch_sch_test`.
 - If no subchannel is causing an interruption condition, the `pch_intcode_t` returned has cc=1 (and the SID is zero but meaningless)
 - The order that subchannels are tested by `pch_test_pending_interruption` is in order of increasing ISC so subchannels with low ISC numbers have "higher priority" in terms of triggering interruption conditions than higher ISCs.

Chapter 3

Compiling using Picochan

Picochan is written in C using the Pico SDK. It uses CMake in the way recommended by that SDK. Similarly to how the Pico SDK divides into multiple modules with names of the form `pico_foo` and `hardware_foo`, Picochan is divided into three CMake modules:

- `picochan_base`
- `picochan_css`
- `picochan_cu`

Application code need only compile with the `picochan_base` and `picochan_css` modules.

Device driver code need only compile with the `picochan_base` and `picochan_cu` modules.

This Doxygen-format Picochan documentation is in its early stages and does not separate API information clearly enough from internal implementation details. In an attempt to make some sort of separation, much of the Doxygen documentation (generated from code comments) has been marked as belonging to a "Doxygen topic" with a name of either `picochan_base`, `picochan_css`, `picochan_cu` or `internal_foo` (for various values of `foo`). The intent is that any Doxygen topic with prefix `internal_` is not intended for API use but there may be mis-classifications.

More documentation is needed on how to compile against Picochan but in brief:

- Prepare your `CMakeLists.txt` in the usual way for Pico SDK
- Set environment variable `PICO_SDK_PATH` to the path of the Picochan library source - the `src/picochan` subtree of the Picochan repository. This path is the one which contains the top-level `CMakeLists.txt` file starting:

```
if (EXISTS ${CMAKE_CURRENT_LIST_DIR}/base/include/picochan/ccw.h)
```

It is *not* the root directory of the repository (which contains subdirectories "src" and "tools") nor is it the "base" subdirectory of the library source subtree which contains a `CMakeLists.txt` file starting:

```
add_library(picochan_base INTERFACE)
```

- In your own `CMakeLists.txt` file for your software, add the following in appropriate places

- Before any `target_compile_definitions` or similar, add
`include($ENV{PICOCHAN_PATH}/CMakeLists.txt)`
- In the `target_link_libraries` section for your target
 - * add `picochan_css` if using application API (to CSS)
 - * add `picochan_cu` if using device driver API (on CU)

- * add hardware_dma and hardware_pio if using any pio channels
- * add hardware_uart if using any uart channels
- In the target_compile_definitions for your target, add any desired settings to any extra runtime sanity and argument checks for Debug builds or to enable tracing, such as

```
PARAM_ASSERTIONS_ENABLED_PCH_CUS=1
PARAM_ASSERTIONS_ENABLED_PCH_DMACHAN=1
PARAM_ASSERTIONS_ENABLED_PCH_TRC=1
PARAM_ASSERTIONS_ENABLED_PCH_TXSM=1
PARAM_ASSERTIONS_ENABLED_PCH_CSS=1
```
- Add definitions to choose sizes for various global tables if the defaults are not suitable (and they may well not be).

- * Examples for using CSS:

```
PCH_NUM_CSS_CUS=4
PCH_NUM_SCHIBS=40
```

- * Examples for using CU:

```
PCH_NUM_CUS=2
```

Chapter 4

Channel Subsystem (CSS) API for Applications

4.0.1 Introduction

- Application API for doing I/O just uses CSS
- The CSS represents each device it knows about as a *subchannel* and the application API interacts with a subchannel by using its 16-bit *Subchannel ID* (SID)
- The SID is an index into a CSS-managed global array of control blocks called *Subchannel Information Blocks* (SCHIBs)
- API is to start and manage channel programs of [Channel Command Words \(CCWs\)](#)
- `pch_sch_start(sid, addr)` to start a channel program from CCW address `addr`
- channel program runs async in CSS by talking over the channel to the CU which talks to device
- notification from CSS by irq or callback when
 - channel program complete
 - or at marked CCWs to notify partial progress
 - which can "just notify" or suspend then resume with `pch_sch_resume(sid)`

Since there are not yet enough code comment Doxygen annotations to divide the generated documentation into topics properly, there follows a summary of the main definitions (e.g. types, macros and API functions) for use by CSS-side code. They are described in the Doxygen-generated documentation but some may be in a Topics sub-section, some may be in "Data Structures" and some may be under "Files".

4.0.2 Compile-time constants and definitions - examples:

```
#define PCH_NUM_CHANNELS 4
#define PCH_NUM_SCHIBS 40
```

4.0.3 Debugging assertions:

```
#define PARAM_ASSERTIONS_ENABLED_PCH_CSS 1
#define PARAM_ASSERTIONS_ENABLED_PCH_TXSM 1
```

4.0.4 Types

```
typedef struct pch_schib pch_schib_t;
typedef struct pch_pmcw pch_pmcw_t;
typedef struct pch_intcode pch_intcode_t;
typedef void(*io_callback_t)(pch_intcode_t, pch_scsw_t);
```

4.0.5 Initialisation of whole CSS

```
void pch_css_init(void);
bool pch_css_set_trace(bool trace);

// Optionally override the defaults for IRQ index and IRQ handler
// attributes with pch_css_set_irq_index(),
// pch_css_configure_dma_irq...,(), pch_css_configure_pio_irq...,(),
// pch_css_configure_func_irq...,(), pch_css_configure_io_irq...,().
// Otherwise, they will be configured automatically when needed
// using defaults.

void pch_css_start(io_callback_t io_callback);
void pch_css_set_isc_enable_mask(uint8_t mask);
```

4.0.6 Allocation of subchannels in a channel to a CU

```
// Claim an unused channel (returns its pch_chpid_t or
// returns -1 or panics on failure)...
int pch_chp_claim_unused(bool required);
// ...or (less commonly) claim a specific chpid
// (panics on failure)
void pch_chp_claim(pch_chpid_t chpid);

// Allocate num_devices consecutive subchannels on the channel and
// return the SID of the first. The first SID will reference the
// device with unit address 0 on the Control Unit that the channel
// is connected to. Subsequent SIDs reference unit addresses
// 1, 2, 3, ..., num_devices-1.
pch_sid_t pch_chp_alloc(pch_chpid_t chpid, uint16_t num_devices);
```

4.0.6.1 Initialise a channel to a PIO CU

```
// Before creating any PIO channels, initialise any PIO instance
// that will be used. This loads the piochan PIO programs into the
// instance.
#define MY_PIO pio0
pch_pio_config_t cfg = pch_pio_get_default_config(MY_PIO);
// Optionally change fields of cfg to use non-default irq_index,
// IRQ handler attributes (exclusive/shared/priority) or if you need
// to load the PIO programs manually at explicitly chosen offsets.
pch_piochan_init(&cfg);
// Initialise and configure a PIO channel. Each PIO instance can
// support two separate channels. Each channel needs 4 GPIO pins to
// be connected to its peer Control Unit: tx_clock_in, tx_data_out,
// rx_clock_out, rx_data_in and the pins need to be connected with
// tx_clock_in<->rx_clock_out, tx_data_out<->rx_data_in. Any 4 pins
// can be chosen within the block of 32 pins addressable by the chosen
// PIO instance - they do not need to be consecutive.
pch_piochan_pins_t pins = {
    .tx_clock_in = BLINK_TX_CLOCK_IN_PIN,
    .tx_data_out = BLINK_TX_DATA_OUT_PIN,
    .rx_clock_out = BLINK_RX_CLOCK_OUT_PIN,
    .rx_data_in = BLINK_RX_DATA_IN_PIN
};
pch_piochan_config_t pc = pch_piochan_get_default_config(pins);
// Optionally set explicit state machine numbers in pc (tx_sm and
// rx_sm) or leave them at their default of -1 for unused state
// machines to be claimed automatically.
pch_chp_configure_piochan(chpid, &cfg, &pc);
```

4.0.6.2 Initialise a channel to a UART CU

```
// For the UART peripheral instance whose 4 GPIO pins you have
// connected to the peer Control Unit, select the UART function
// of the GPIOs so the UART can drive them. As usual for UART to
// UART connections, connect TX<->RX and CTS<->RTS. Note that
// all 4 pins *must* be connected to the CU - hardware flow control
// is mandatory.
gpio_set_function(MY_UART_TX_PIN, GPIO_FUNC_UART);
gpio_set_function(MY_UART_RX_PIN, GPIO_FUNC_UART);
gpio_set_function(MY_UART_CTS_PIN, GPIO_FUNC_UART);
gpio_set_function(MY_UART_RTS_PIN, GPIO_FUNC_UART);

// Initialise the channel using your chosen baud rate which must
// match the baud rate on the CU side.
#define MY_UART uart0
#define MY_BAUDRATE 115200
pch_uartchan_config_t cfg = pch_uartchan_get_default_config(uart);
cfg.baudrate = MY_BAUDRATE;
pch_chp_configure_uartchan(chpid, MY_UART, &cfg);
```

4.0.6.3 Initialise a memchan channel to a (cross-core) CU

```
void pch_memchan_init();

// For a memchan, no physical channel connection is needed
// but the CSS-side code and CU-side code must know about each
// other's id number (CHPID and CU address) to connect the sides.
pch_channel_t *chpeer = pch_cu_get_channel(CUADDR);
pch_chp_configure_memchan(CHPID, chpeer);
```

4.0.7 Start a channel to a CU

```
bool pch_chp_set_trace(pch_chpid_t chpid, bool trace);

void pch_chp_start(pch_chpid_t chpid);
```

4.0.8 Set PMCW flags of a subchannel to enable/disable, trace or change ISC

```
int pch_sch_modify_flags(pch_sid_t sid, uint16_t flags);
```

4.0.9 Start, monitor and control channel programs for a subchannel

```
int pch_sch_start(pch_sid_t sid, pch_ccw_t *ccw_addr);
int pch_sch_resume(pch_sid_t sid);
int pch_sch_test(pch_sid_t sid, pch_scsw_t *scsw);
int pch_sch_modify(pch_sid_t sid, pch_pmcw_t *pmcw);
int pch_sch_store(pch_sid_t sid, pch_schib_t *out_schib);
// int pch_sch_halt(pch_sid_t sid);
// int pch_sch_cancel(pch_sid_t sid);
pch_intcode_t pch_test_pending_interruption(void);
```

4.0.10 Variations and wrappers for convenience or optimisation

```
int pch_sch_wait(pch_sid_t sid, pch_scsw_t *scsw);
int pch_sch_wait_timeout(pch_sid_t sid, pch_scsw_t *scsw, absolute_time_t timeout_timestamp);
int pch_sch_run_wait(pch_sid_t sid, pch_ccw_t *ccw_addr, pch_scsw_t *scsw);
int pch_sch_run_wait_timeout(pch_sid_t sid, pch_ccw_t *ccw_addr, pch_scsw_t *scsw, absolute_time_t
    timeout_timestamp);

int pch_sch_store_pmcw(pch_sid_t sid, pch_pmcw_t *out_pmcw);
int pch_sch_store_scsw(pch_sid_t sid, pch_scsw_t *out_scsw);

int pch_sch_modify_intparm(pch_sid_t sid, uint32_t intparm);
int pch_sch_modify_flags(pch_sid_t sid, uint16_t flags);
int pch_sch_modify_isc(pch_sid_t sid, uint8_t isc);
int pch_sch_modify_enabled(pch_sid_t sid, bool enabled);
int pch_sch_modify_traced(pch_sid_t sid, bool traced);
```


Chapter 5

Control Unit (CU) API for Device Drivers Overview

5.0.1 Introduction

- "Device driver" software runs on core of CU and talks to actual devices
- "Device driver" is not a recognised term from the architectural view, and especially not from the application and channel subsystem side, but seems to be as good a term as any to use to refer to the software written to run CU-side to deal with the actual devices
- All device driver API calls are non-blocking (dozens to at most hundreds of cycles) and have no timing constraints
- API calls set some bits, update linked lists and cause the CU to send a single 4-byte operation packet down the channel to the CSS or, if already busy, queue it up so that CU will send it as soon as the current queue of operation commands have been sent
- At software init, register at least one callback function - there can be up to 239 per CU
- At device init time, `pch_dev_set_callback()` to set callback for "Start"
- When CSS fetches a CCW for the device with its (`command`, `flags`, `address`, `size`) fields, CSS sends Start request to CU which calls device's callback function
 - For a Read-type CCW, device uses `pch_dev_send...(...,srcaddr,size)` to send one or more chunks of data that (via CU->CSS) get written to the CCW data segments (CSS data-chains to following CCWs if needed)
 - For a Write-type CCW, device uses `pch_dev_receive...(...,dstaddr,size)` to request chunks of data from the CCW data segments (CSS data-chains to following CCWs if needed)
- Arguments to those API calls (or an explicit `pch_dev_set_callback()`) can set the callback index to a different (already-registered) one to be used the next time the CU has reason to call the device driver
- Callbacks can happen
 - when a command has been sent (so CU is ready for another)
 - when a requested update is received from CSS about "how much room is left in the data segment"
 - or for (rare) "stop as soon as you can" requests (application "HALT SUBCHANNEL", `pch_sch_halt()`)
- When device has finished with that CCW command and its (data-chain of) 1 or more CCW segments, it uses `pch_update_status...(...,devstatus)` to cause the CSS to finish that CCW command. The `devstatus` can be

- "normal" (CSS either command-chains to next CCW or notifies final state to application)
- include "error" flags (prevents command-chaining and gets notified to application)
- or "normal with StatusModifier" (CSS skips a CCW to allow for conditional logic in the channel program decided by device side)
- Device driver should document (for the application API user to see) what CCW command codes it recognises and what the associated data of the CCW (if any) is used for
 - may well be simply be "CCW command code 1 is Write" (when "Write" has an obvious device-specific meaning) and/or "CCW command code 2 is Read" (when "Read" has an obvious device-specific meaning).
 - More complex device drivers may go wild with many different recognised command codes and data segment formats.
 - Command codes available to device drivers are 1 to 239 (0xef) with even ones being Read-type (application reads from device) and odd ones being Write-type (application writes to device).

Since there are not yet enough code comment Doxygen annotations to divide the generated documentation into topics properly, there follows a summary of the main definitions (e.g. types, macros and API functions) for use by CU-side code. They are described in the Doxygen-generated documentation but some may be in a Topics sub-section, some may be in "Data Structures" and some may be under "Files".

Although the above covers the low-level details of what the CU does and how device drivers must behave, there is now a (somewhat) higher level API for implementing device drivers: this is the "hldev" ("high-level device") API documented in topic picochan_hldev. That should typically be the first API to consider when implementing a device driver.

5.0.2 Types

```
typedef struct pch_cu pch_cu_t;
typedef uint8_t pch_cbindex_t;
typedef struct pch_devib pch_devib_t;
typedef void (*pch_devib_callback_t)(pch_cu_t *cu, pch_devib_t *devib);
typedef struct pch_dev_sense pch_dev_sense_t;
```

5.0.3 Compile-time constants and definitions - examples:

```
#define PCH_NUM_CUS 2
```

5.0.4 Debugging assertions:

```
#define PARAM_ASSERTIONS_ENABLED_PCH_CUS 1
#define PARAM_ASSERTIONS_ENABLED_PCH_DMACHAN 1
#define PARAM_ASSERTIONS_ENABLED_PCH_TXSM 1
```

5.0.5 Initialisation of whole CU subsystem

```
void pch_cus_init(void);

// Each CU runs device driver callbacks in an async context of type
// async_context_threadsafe_background_config_t. Optionally, you can
// explicitly set one to be used when the first CU that needs one is
// configured, or else one will be created automatically.
```

```

async_context_t *pch_cus_configure_default_async_context(async_context_threadsafe_background_config_t
    *config);

bool pch_cus_set_trace(bool trace);

// If not using the hldev API, register your callbacks:
pch_cbindex_t pch_register_unused_devib_callback(pch_devib_callback_func_t cbfunc, void *cbctx);

// Optionally configure explicit IRQ index(es) and IRQ handler
// attributes for DMA IRQs (and PIO irqs where relevant) or leave
// to auto-configure with defaults:
void pch_cus_ignore_irq_index_t(pch_irq_index_t irq_index);
void pch_cus_configure_dma_irq(pch_irq_index_t irq_index, int order_priority);
void pch_cus_configure_dma_irq_exclusive(pch_irq_index_t irq_index);
void pch_cus_configure_dma_irq_shared(pch_irq_index_t irq_index, uint8_t order_priority);
void pch_cus_configure_dma_irq_shared_default(pch_irq_index_t irq_index);

void pch_cus_configure_pio_irq(PIO pio, pch_irq_index_t irq_index, int order_priority);
void pch_cus_configure_pio_irq_exclusive(PIO pio, pch_irq_index_t irq_index);
void pch_cus_configure_pio_irq_shared(PIO pio, pch_irq_index_t irq_index, uint8_t order_priority);
void pch_cus_configure_pio_irq_shared_default(PIO pio, pch_irq_index_t irq_index);

// If using any PIO channel CUs, configure each PIO instance that is
// going to be used by a channel:
#define MY_PIO pio0
pch_pio_config_t cfg = pch_pio_get_default_config(MY_PIO);
pch_piochan_init(&cfg);

```

5.0.6 Initialisation of each CU

```

pch_cu_t foo_cu = PCH CU_INIT(num_devibs);
// or, if num_devibs is not a compile-time constant, initialise at runtime with:
void pch_cu_init(pch_cu_t *cu, uint16_t num_devibs);

// register at a given control unit address:
pch_cu_register(pch_cu_t *cu, pch_cuaddr_t cua);

bool pch_cus_trace_cu(pch_cuaddr_t cua, bool trace);

// If CU connection is as a PIO channel...
pch_piochan_pins_t pins = {
    .tx_clock_in = MY_TX_CLOCK_IN_PIN,
    .tx_data_out = MY_TX_DATA_OUT_PIN,
    .rx_clock_out = MY_RX_CLOCK_OUT_PIN,
    .rx_data_in = MY_RX_DATA_IN_PIN
};
pch_piochan_config_t pc = pch_piochan_get_default_config(pins);
void pch_cus_piocu_configure(pch_cuaddr_t cua, pch_pio_config_t *cfg, pch_piochan_config_t *pc);

// If CU connection is as a UART channel:
#define MY_UART uart0
gpio_set_function(MY_UART_TX_PIN, GPIO_FUNC_UART);
gpio_set_function(MY_UART_RX_PIN, GPIO_FUNC_UART);
gpio_set_function(MY_UART_CTS_PIN, GPIO_FUNC_UART);
gpio_set_function(MY_UART_RTS_PIN, GPIO_FUNC_UART);

pch_uartchan_config_t cfg = pch_uartchan_get_default_config(MY_UART);
void pch_cus_uartcu_configure(pch_cuaddr_t cua, uart_inst_t *uart, pch_uartchan_config_t *cfg);

// If CU connection is as a memory channel:
// For a memchan, no physical channel connection is needed
// but the CSS-side code and CU-side code must know about each
// other's id number (CHPID and CU address) to connect the sides.
pch_channel_t *chpeer = pch_chp_get_channel(CHPID);
pch_cus_memcu_configure(CUADDR, chpeer);

// Start CU. Returns immediately after setting all CU handling to
// happen via interrupt handlers and callbacks from those.
// So if your CU does not need to do anything other than serving
// up its devices, you can follow with an infinite "__wfe()" loop.
void pch_cu_start(pch_cuaddr_t cua);

```

5.0.7 Convenience low-level API for device driver to its CU

In general, use the higher-level device API (hldev) instead of this but may occasionally need the following:

5.0.7.1 Convenience API with fully general arguments

```
int pch_dev_set_callback(pch_devib_t *devib, int cbindex_opt);
int pch_dev_call_or_reject_then(pch_devib_t *devib, pch_dev_call_func_t f, int reject_cbindex_opt);
void pch_dev_call_final_then(pch_devib_t *devib, pch_dev_call_func_t f, int cbindex_opt);

int pch_dev_send_then(pch_devib_t *devib, void *srcaddr, uint16_t n, proto_chop_flags_t flags, int
                      cbindex_opt);
int pch_dev_send_zeroes_then(pch_devib_t *devib, uint16_t n, proto_chop_flags_t flags, int cbindex_opt);
int pch_dev_receive_then(pch_devib_t *devib, void *dstaddr, uint16_t size, int cbindex_opt);
int pch_dev_update_status_advert_then(pch_devib_t *devib, uint8_t devs, void *dstaddr, uint16_t size, int
                                      cbindex_opt);
```

5.0.7.2 Convenience API with some fixed arguments

- Omitting `_then` avoids setting devib callback by hardcoding -1 as the `cbindex_opt` argument of the full `_then` function.
- For `send` and `send_zeroes` family, the `flags` argument is set to
 - `PROTO_CHOP_FLAG_END` for the `_final` variant,
 - `PROTO_CHOP_FLAG_RESPONSE_REQUIRED` for the `_respond` variant
 - 0 for the `_norespond` variant
- For `pch_dev_update_status_ok` family, call the corresponding `pch_dev_update_status_` function with `DeviceEnd|ChannelEnd`
- For `pch_dev_update_status_error` family, set `devib->sense` to the `sense` argument then call the corresponding `pch_dev_update_status_` function with a device status of `DeviceEnd|← ChannelEnd|UnitCheck`

```
int pch_dev_send(pch_devib_t *devib, void *srcaddr, uint16_t n, proto_chop_flags_t flags);
int pch_dev_send_final(pch_devib_t *devib, void *srcaddr, uint16_t n);
int pch_dev_send_final_then(pch_devib_t *devib, void *srcaddr, uint16_t n, int cbindex_opt);
int pch_dev_send_respond(pch_devib_t *devib, void *srcaddr, uint16_t n);
int pch_dev_send_respond_then(pch_devib_t *devib, void *srcaddr, uint16_t n, int cbindex_opt);
int pch_dev_send_norespond(pch_devib_t *devib, void *srcaddr, uint16_t n);
int pch_dev_send_norespond_then(pch_devib_t *devib, void *srcaddr, uint16_t n, int cbindex_opt);
int pch_dev_send_zeroes(pch_devib_t *devib, uint16_t n, proto_chop_flags_t flags);
int pch_dev_send_zeroes_respond_then(pch_devib_t *devib, uint16_t n, int cbindex_opt);
int pch_dev_send_zeroes_respond(pch_devib_t *devib, uint16_t n);
int pch_dev_send_zeroes_norespond_then(pch_devib_t *devib, uint16_t n, int cbindex_opt);
int pch_dev_send_zeroes_norespond(pch_devib_t *devib, uint16_t n);
int pch_dev_receive(pch_devib_t *devib, void *dstaddr, uint16_t size);
int pch_dev_update_status_then(pch_devib_t *devib, uint8_t devs, int cbindex_opt);
int pch_dev_update_status(pch_devib_t *devib, uint8_t devs);
int pch_dev_update_status_advert(pch_devib_t *devib, uint8_t devs, void *dstaddr, uint16_t size);
int pch_dev_update_status_ok_then(pch_devib_t *devib, int cbindex_opt);
int pch_dev_update_status_ok(pch_devib_t *devib);
int pch_dev_update_status_ok_advert(pch_devib_t *devib, void *dstaddr, uint16_t size);
int pch_dev_update_status_error_advert_then(pch_devib_t *devib, pch_dev_sense_t sense, void *dstaddr,
                                           uint16_t size, int cbindex_opt);
int pch_dev_update_status_error_then(pch_devib_t *devib, pch_dev_sense_t sense, int cbindex_opt);
int pch_dev_update_status_error_advert(pch_devib_t *devib, pch_dev_sense_t sense, void *dstaddr, uint16_t
                                       size);
int pch_dev_update_status_error(pch_devib_t *devib, pch_dev_sense_t sense);
```

5.0.8 Low-level API for device driver to its CU

Even when the higher-level device API (hldev) is not appropriate, the Convenience API functions above are more likely to be suitable instead of using these directly.

```
static inline void pch_devib_prepare_callback(pch_devib_t *devib, pch_cbindex_t cbindex);
static inline void pch_devib_prepare_count(pch_devib_t *devib, uint16_t count);
static inline void pch_devib_prepare_write_data(pch_devib_t *devib, void *srcaddr, uint16_t n,
                                              proto_chop_flags_t flags);
static inline void pch_devib_prepare_write_zeroes(pch_devib_t *devib, uint16_t n, proto_chop_flags_t flags);
static inline void pch_devib_prepare_read_data(pch_devib_t *devib, void *dstaddr, uint16_t size);
void pch_devib_prepare_update_status(pch_devib_t *devib, uint8_t devs, void *dstaddr, uint16_t size);
void pch_devib_send_or_queue_command(pch_devib_t *devib);
```

Chapter 6

Design of Picochan

6.0.1 Design

- CSS (Channel Subsystem) runs on one core. One CSS only.
- Application API calls functions from this core
 - All application API calls are short and non-blocking (dozens of cycles), just set some bits, update linked lists and raise an IRQ
 - CSS runs from IRQ handlers (short, non-blocking - dozens of cycles, prod Pico peripherals (e.g. UART, PIO, DMA), no timing constraints
- Each Control Unit (CU) runs on its own core (same or different Pico)
- Can be just one CU or up to 256
- Each has a "Control Unit number" (CU number), 0-255
- Each CU can address up to 256 devices
- Each device on a CU has a "unit address" 0-255
- Connection between CU and its CSS is via a *channel*
- Currently implemented channels are:
 - PIO channel ("piochan")
 - * uses two PIO state machines of a PIO instance on each side
 - * uses 4 GPIO pins on each side with physical connections between CSS and CU of TX_CLOCK←_IN<->RX_CLOCK_OUT and TX_DATA_OUT<->TX_DATA_OUT.
 - * Any 4 GPIO pins of the 32 available to each chosen PIO can be used for each channel. There is no need for consecutive or even related pin numbers.
 - * The PIO program custom protocol has a clock and data signal for each direction and allows full duplex transfers that are independent for each side and transfer a counted number of bytes so that DMA engines can be used for the transfers with no timing constraints.
 - * Maximum number of piochan channels is 4 for RP2040, 6 for RP2350.
 - uart channel ("uartchan")
 - * uses one Pico UART on CSS and one on CU side
 - * hardware connections: TX, RX, RTS, CTS, GND
 - * RTS and CTS are absolutely required
 - memory channel ("memchan")
 - * between two cores on same Pico: one core runs CSS; one core runs CU
 - * no hardware connections needed

6.0.2 CSS <-> CU protocol

- CSS<->CU protocol is custom for Picochan - none of the CSS <-> CU connectivity and protocol options used for actual mainframes in the past or present (parallel channels, ESCON, FICON) is suitable for consideration for use with a microcontroller
- 4-byte operation command packets
 - 4-bit command
 - 4-bit flags
 - 8-bit unit address
 - 16-bit payload - operation specific, e.g. data segment count, CCW command or device status and encoded advertised room
- Operation commands:
 - Start (CSS -> CU) - start(/continue) a channel program
 - UpdateStatus (CU -> CSS) - end/progress a channel program or unsolicited notification to CSS of device state change (e.g. "ready")
 - RequestRead (CU -> CSS) - please send data from (Write-type) CCW
 - Room (CSS -> CU) - announces exact room available in segment
 - Data - immediately followed by bytes of data as per the count from the payload of the operations packet. Both CSS->CU (for responses to RequestRead) and CU->CSS (for transfer down the channel for the CSS to write to a segment of a Read-type CCW)
 - Signal (CSS -> CU) - mainly for "halt subchannel" (out-of-band)
- All channel types use DMA for data segment transfer to/from channel
- Channels are (for PIO and UART channels) hardware FIFOs direct to/from Pico peripherals or (for mem channel) a single cross-memory 32-bit load/store with cross-memory DMA for data segments
- CSS represents each device to the application as a "subchannel"
 - A subchannel is represented in the CSS as a "Subchannel Information Block" (SCHIB), [pch_schib_t](#) (a 32-byte structure)
 - The CSS has a global array of SCHIBs (fixed size chosen at compile-time), addressed by a "Subsystem identification word" (SID)
 - SID is a 16-bit integer ([pch_sid_t](#) typdef for uint16_t)
 - The schib has fields for the device's control unit number and unit address for the CSS to use to contact the device's CU and identify a chosen device to that CU

Chapter 7

Tracing

7.0.1 Introduction

- Optional tracing to help debugging of CSS, CU and their users
- Code only present when compile-time `PCH_CONFIG_ENABLE_TRACE` #defined as non-zero
- Trace records are written for various events in CSS and CU when appropriate trace flags are set
- Trace records are small (~8-28 bytes) binary structs written to a small set of statically allocated buffers (a `bufferset`) that is treated as a ring buffer
- A `bufferset` is compile-time defined for one or both of CSS (if used) and CUs (if used) as, by default, 2 x 1KB buffers. Offloading traces for processing (see below) if the buffers are consecutive in memory (e.g. a single 2KB chunk).
- Trace records consist of a 48-bit timestamp (microseconds since boot), an 8-bit "trace record type" and an 8-bit count of associated data
- When each individual trace buffer becomes full, an IRQ can optionally be raised so that the application can fetch and offload that buffer's data before the other buffer(s) in the `bufferset` fill and the ring returns to restart writing to the just-filled buffer.
- The resulting data in the `bufferset` is expected to be offloaded and processed off-platform
- Offloading the necessary data can be done simply by using `openocd` or `gdb` (when SWD access is available) to fetch
 - the 32-byte metadata global variables `CSS.trace_bs` (CSS) or `pch_cus_trace_bs` (for CU)
 - the trace buffers themselves

7.0.2 `pch_dump_trace` - parse and display traces (off-platform)

A `pch_dump_trace` program is provided - C source in the `tools/pch_dump_trace.c` directory of the Picochan repository - which is expected to be (compiled and) run off-platform rather than on the Pico itself.

`pch_dump_trace` takes two filenames as input which are expected to contain

- the raw data from the 32-byte `bufferset` structure

- the concatenated raw data from the trace buffers. This can simply be the contents of a single global `unsigned char pch_css_trace_buffer_space[]` array if there is room to have the buffers contiguous (e.g. as 2KB instead of separate 1KB and 1KB)

`pch_dump_trace` parses the binary trace record data and, by default, extracts the trace record fields and explains them in human-readable output (although an option for raw "dump the timestamps, record type name/numbers and data in hex format" is available). For example, an extract from a basic test (with the UART channel intentionally slowed to 1200 baud), reformatted slightly (to combine the separate CSS and CU traces with indicators "+" for CSS-side and "-" for CU-side):

```
01:02.707412 +CSS Function IRQ raised for CU=0 with pending UA=4 while tx_active=0
01:02.707441 +CSS CCW fetch for SID:0004 CCW address=20003000 provides CCW{cmd:03 flags:40 count=4
    addr:20003300}
01:02.707474 +CSS-side SID:0004 sends packet{Start ua=4 CCWcmd:03 count=0(exact)}
01:02.707491 +CU tx channel DMAid=0 sets source to cmdbuf
01:02.707522 +IRQ for CSS-side CU=0 with DMA IRQ_0 tx:irq_state=raised+complete,mem_src_state=idle
    rx:irq_state=none,mem_dst_state=idle
01:02.707537 +CSS-side CU=0 handling tx complete while txsm is idle
01:02.707565 +start subchannel SID:0004 CCW address=20003000 cc=0
01:02.707580 +test subchannel SID:0004 cc=1
01:02.707587 +test subchannel SID:0004 cc=1
01:02.743898 -IRQ for dev-side CU=0 with DMA IRQ_1 tx:irq_state=none,mem_src_state=idle
    rx:irq_state=raised+complete,mem_dst_state=idle
01:02.743922 -dev-side CU=0 UA=4 received packet{Start ua=4 CCWcmd:03 count=0(exact)}
01:02.743953 -CU rx channel DMAid=3 sets destination to cmdbuf
01:02.743963 -dev-side CU=0 calls callback 1 for UA=4
01:02.744007 -dev-side CU=0 UA=4 sends packet{RequestRead ua=4 count=4}
01:02.744017 -CU tx channel DMAid=2 sets source to cmdbuf
01:02.744030 -IRQ for dev-side CU=0 with DMA IRQ_1 tx:irq_state=raised+complete,mem_src_state=idle
    rx:irq_state=none,mem_dst_state=idle
01:02.744040 -dev-side CU=0 handling tx complete while txsm is idle
01:02.780445 +IRQ for CSS-side CU=0 with DMA IRQ_0 tx:irq_state=none,mem_src_state=idle
    rx:irq_state=raised+complete,mem_dst_state=idle
01:02.780460 +CSS-side SID:0004 received packet{RequestRead ua=4 count=4}
01:02.780478 +CSS-side SID:0004 sends packet{Data|End ua=4 count=4}
```

7.0.3 Interactive "offload trace buffers and parse/display" with gdb

For gdb, an example when the buffers are defined as a single contiguous array:

```
unsigned char pch_css_trace_buffer_space[PCH_TRC_NUM_BUFFERS * PCH_TRC_BUFFER_SIZE] __aligned(4);
```

the following gdb definitions fetch and dump the current trace buffers to host-local files and run the `pch_dump_trace` program on the results (see below) to parse and display human-readable explanations of the traced events:

```
define pch-show-css-trace
    dump binary value /tmp/gdb-css.bs CSS.trace_bs
    dump binary value /tmp/gdb-css.bufs pch_css_trace_buffer_space
    shell pch_dump_trace /tmp/gdb-css.bs /tmp/gdb-css.bufs
end
document pch-show-css-trace
    Dumps CSS trace buffers and uses pch_dump_trace to show them
end

define pch-show-cus-trace
    dump binary value /tmp/gdb-cus.bs pch_cus_trace_bs
    dump binary value /tmp/gdb-cus.bufs pch_cus_trace_buffer_space
    shell pch_dump_trace /tmp/gdb-cus.bs /tmp/gdb-cus.bufs
end
document pch-show-cus-trace
    Dumps CU trace buffers and uses pch_dump_trace to show them
end
```

7.0.4 API to enable/disable trace at various levels

- The compile-time default is that no tracing code is present at all
- To include the ability to enable tracing,

```
#define PCH_CONFIG_ENABLE_TRACE 1
```

- To change the default of 2 x 1KB buffers in each bufferset (where CSS, if present, uses one bufferset and CUs, if present, use one bufferset between them), define `PCH_TRC_NUM_BUFFERS` (default 2) and/or `PCH_TRC_BUFFER_SIZE` (default 1024) to different compile-time constants, e.g.

```
#define PCH_TRC_NUM_BUFFERS 3
#define PCH_TRC_BUFFER_SIZE 2048
```

7.0.4.1 Tracing for CSS

- No trace records are written at all unless/until `pch_css_set_trace(true)` is called, typically done immediately after `pch_css_init()`. With this enabled, trace records for CSS-global events are written.
- To enable trace records related to a given channel to be written, call `pch_chp_set_trace(chpid, true)`. If the trace flag is not set for a channel then no trace records for any subchannel on that channel are written. With the trace flag for a channel enabled, non-subchannel-specific trace records related to the channel are written.
- To enable trace records related to a given subchannel, set the `PCH_PMCW_FLAG_TRACE` flag bit in the subchannel's PMCW, e.g. to set the trace flag at the same time as subchannel `sid` is enabled:

```
uint16_t flags = PCH_PMCW_ENABLED | PCH_PMCW_FLAG_TRACE;
pch_sch_modify_flags(sid, flags);
```

7.0.4.2 Tracing for CU

- No trace records are written at all unless/until `pch_cus_set_trace(true)` is called, typically done immediately after `pch_cus_init()`.
- To enable trace records related to a given CU and all its devices to be written, call `pch_cus_trace_cu(cua, true)`. Unlike for the CSS API, setting the trace flag at CU level enables trace records for all its devices.
- To enable trace records related to a given device, set the `PCH_DEVIB_FLAG_TRACE` flag bit in the `devib`, e.g. with `pch_devib_set_trace(devib, true)`. With the `PCH_DEVIB_FLAG_TRACE` bit present in the `flags` field of a `devib` and the CU-global trace flag set (with `pch_cus_set_trace()`), records will be written for events related to the device regardless of whether the trace flag for its CU has been set with `pch_cus_trace_cu(cua, val)`.

Chapter 8

Topic Index

8.1 Topics

Here is a list of all topics with brief descriptions:

picochan_base	35
internal_trc	40
internal_proto	41
internal_css	42
picochan_css	43
picochan_cu	54
picochan_hldev	66

Chapter 9

Data Structure Index

9.1 Data Structures

Here are the data structures with brief descriptions:

addr_count	75
css	
Struct css is a channel subsystem (CSS)	75
dmachan_1way_config	76
dmachan_cmd	76
dmachan_config	76
dmachan_link	77
dmachan_mem_rx_channel_data	77
dmachan_mem_tx_channel_data	77
dmachan_pio_rx_channel_data	77
dmachan_pio_tx_channel_data	78
dmachan_rx_channel	78
dmachan_rx_channel_data_t	78
dmachan_rx_channel_ops	78
dmachan_tx_channel	79
dmachan_tx_channel_data_t	79
dmachan_tx_channel_ops	79
irq_index_config	79
pch_bszie	
8-bit structure whose value encodes a 16-bit value for use as a count of bytes in a typical pic- ochan buffer or transfer request	80
pch_bsizesx	
Pch_bszie together with a flag intended to indicate whether the bszie encoded the original size exactly	80
pch_ccw	
I/O Channel-Command Word (CCW)	81
pch_channel	
Pch_chp_t is the CSS-side representation of a channel path to a control unit	82
pch_chp	
Pch_cu_t is a Control Unit (CU)	82
pch_cu	
The device sense structure by which a device can communicate additional error information on request by the CSS	84

pch_devib	Pch_devib_t represents a device on a CU	84
pch_devib_callback_info	Pch_devib_callback_info_t is a struct the CU uses for device callback. It holds a function to call (a pch_devib_callback_t) and a void *context field	85
pch_devib_list		86
pch_hldev	Pch_hldev_t represents a device controlled by the hldev API	86
pch_hldev_config	Pch_hldev_config_t represents a range of devices on a CU that is to be used with the hldev API	86
pch_intcode		87
pch_pio_config		88
pch_piochan_config		88
pch_piochan_pins		88
pch_pmcw		88
pch_schib	Pch_schib_t is the Subchannel Information Block (SCHIB)	89
pch_schib_mda	The Model Dependent Area (MDA) of a schib	90
pch_scsw		91
pch_trc_bufferset	Set of buffers and metadata for a subsystem to use tracing	91
pch_trc_header		93
pch_trc_timestamp	Opaque timestamp of a 48-bit number of microseconds since boot	93
pch_trdata_address_change		93
pch_trdata_byte		94
pch_trdata_ccw_addr_sid		94
pch_trdata_chp_alloc		94
pch_trdata_count_dev		94
pch_trdata_counts_dev		95
pch_trdata_cu_register		95
pch_trdata_cus_call_callback		95
pch_trdata_cus_init_mem_channel		95
pch_trdata_cus_register_callback		96
pch_trdata_cus_tx_complete		96
pch_trdata_dev		96
pch_trdata_dev_byte		96
pch_trdata_dma_init		97
pch_trdata_dmachan		97
pch_trdata_dmachan_byte		97
pch_trdata_dmachan_cmd		97
pch_trdata_dmachan_piochan_init		98
pch_trdata_dmachan_segment		98
pch_trdata_dmachan_segment_memstate		98
pch_trdata_func_irq		99
pch_trdata_hldev_config_init		99
pch_trdata_hldev_data		99
pch_trdata_hldev_data_then		100
pch_trdata_hldev_end		100
pch_trdata_hldev_start		100
pch_trdata_id_byte		101
pch_trdata_id_irq		101
pch_trdata_intcode_scsw		101
pch_trdata_irq_handler		101
pch_trdata_irqnum_opt		102
pch_trdata_packet_dev		102
pch_trdata_packet_sid		102

pch_trdata_pio_irq	102
pch_trdata_scsw_sid_cc	103
pch_trdata_sid_byte	103
pch_trdata_word_byte	103
pch_trdata_word_dev	103
pch_trdata_word_sid	104
pch_trdata_word_sid_byte	104
pch_txsm	104
proto_uartchan_config	104
proto_packet	104
4-byte command packet sent on a channel between CSS and CU or vice versa	105
proto_parsed_devstatus_payload	105
proto_payload	105
ua_slist	105

Chapter 10

File Index

10.1 File List

Here is a list of all documented files with brief descriptions:

base/dmachan/ dmachan_internal.h	107
base/dmachan/ dmachan_trace.h	108
base/dmachan/ memchan_internal.h	109
base/dmachan/ piochan.h	110
base/include/picochan/ bsize.h	
An encoding of 16-bit counts as 8-bit values for typical Pico-sized buffers	110
base/include/picochan/ ccw.h	
Channel-Command Word (CCW)	113
base/include/picochan/ dev_status.h	
Device status bit values	115
base/include/picochan/ dmachan.h	116
base/include/picochan/ dmachan_defs.h	120
base/include/picochan/ ids.h	121
base/include/picochan/ intcode.h	122
base/include/picochan/ scsw.h	123
base/include/picochan/ trc.h	125
base/include/picochan/ trc_record_types.h	128
base/include/picochan/ trc_records.h	129
base/include/picochan/ txsm_state.h	133
base/proto/ chop.h	133
base/proto/ packet.h	134
base/proto/ payload.h	135
base/trc/ bufferset.h	136
base/trc/ trace.h	137
base/trc/ trace_lock.h	138
base/txsm/ txsm.h	138
css/ ccw_fetch.h	139
css/ channel.h	139
css/ css_internal.h	143
css/ css_trace.h	146
css/ schib_dlist.h	157
css/ schib_internal.h	157
css/ schibs_lock.h	157
css/include/picochan/ css.h	147
css/include/picochan/ pmcw.h	
The Path Management Control World (PMCW)	153

css/include/picochan/ schib.h	
The Subchannel Information Block (SCHIB)	155
cu/ cu_internal.h	158
cu/ cus_trace.h	159
cu/ devibs_lock.h	160
cu/include/picochan/cu.h	160
cu/include/picochan/dev_api.h	
The main API for a device on a CU	167
cu/include/picochan/dev_sense.h	
Device sense	170
cu/include/picochan/devib.h	
The structures and API for a device on a CU	172
hldev/ hldev_trace.h	177
hldev/include/picochan/ hldev.h	179

Chapter 11

Topic Documentation

11.1 picochan_base

The basic types used by picochan throughout both CSS and CU.

Files

- file [bsize.h](#)
An encoding of 16-bit counts as 8-bit values for typical Pico-sized buffers.
- file [ccw.h](#)
Channel-Command Word (CCW)
- file [schib.h](#)
The Subchannel Information Block (SCHIB)
- file [dev_sense.h](#)
Device sense.

Data Structures

- struct [pch_bsizex](#)
a [pch_bsize](#) together with a flag intended to indicate whether the bsize encoded the original size exactly.
- struct [pch_ccw](#)
I/O Channel-Command Word (CCW)
- struct [pch_schib](#)
[pch_schib_t](#) is the Subchannel Information Block (SCHIB)
- struct [pch_dev_sense](#)
The device sense structure by which a device can communicate additional error information on request by the CSS.

Macros

- #define [PCH_BSIZE_ZERO](#) (([pch_bsize_t](#)){0})
A constant struct initialiser for the bsize encoding of zero.

Typedefs

- **typedef struct pch_bsizex pch_bsizex_t**
a pch_bsizex together with a flag intended to indicate whether the bsize encoded the original size exactly.
- **typedef uint8_t pch_ccw_flags_t**
the flags of a CCW
- **typedef struct pch_ccw pch_ccw_t**
I/O Channel-Command Word (CCW)
- **typedef uint16_t pch_sid_t**
a subchannel id (SID) between 0 and PCH_NUM_SCHIBS-1 (at most 65535)
- **typedef uint8_t pch_cuaddr_t**
a control unit address between 0 and PCH_NUM_CUS-1 (at most 255) that identifies a control unit from the CU side.
- **typedef uint8_t pch_unit_addr_t**
a unit address that identifies a device on a given CU on the control unit side.
- **typedef uint8_t pch_chpid_t**
a channel path identifier between 0 and PCH_NUM_CHANNELS-1 (at most 255) that identifies a channel from the CSS side
- **typedef uint8_t pch_dmaid_t**
a DMA id used by CSS or CU
- **typedef int8_t pch_irq_index_t**
a DMA IRQ index
- **typedef struct pch_schib pch_schib_t**
pch_schib_t is the Subchannel Information Block (SCHIB)
- **typedef struct pch_dev_sense pch_dev_sense_t**
The device sense structure by which a device can communicate additional error information on request by the CSS.

Functions

- **uint16_t pch_bsizex_t pch_bsizex_encode (uint16_t n)**
Encode 16-bit count as an pch_bsizex_t.
- **uint16_t pch_bsizex_t pch_bsizex_encode (uint16_t n)**
Encode 16-bit count as an 8-bit pch_bsizex_t.
- **uint16_t pch_bsizex_t pch_bsizex_decode_raw (uint8_t esize)**
Decode an 8-bit raw value of a bsize (not in its pch_bsizex_t type-wrapping) into a 16-bit value.
- **uint16_t pch_bsizex_t pch_bsizex_decode (pch_bsizex_t bsize)**
Decode an 8-bit pch_bsizex_t value into a 16-bit value.
- **static uint8_t pch_bsizex_t pch_bsizex_unwrap (pch_bsizex_t s)**
Unwraps the uint8_t contained in a pch_bsizex_t.
- **static pch_bsizex_t pch_bsizex_t pch_bsizex_wrap (uint8_t esize)**
wraps a uint8_t into a pch_bsizex_t
- **static uint8_t pch_bsizex_t pch_bsizex_encode_raw_inline (uint16_t n)**
Perform a bsize encoding, returning the encoded value unwrapped.
- **static pch_bsizex_t pch_bsizex_t pch_bsizex_encodeInline (uint16_t n)**
encode a 16-bit value into its pch_bsizex_t along with an "exact"
- **static pch_bsizex_t pch_bsizex_t pch_bsizex_encodeInline (uint16_t n)**
encode a 16-bit value as a pch_bsizex_t
- **static uint16_t pch_bsizex_t pch_bsizex_decode_raw_inline (uint8_t esize)**
decodes a raw bsize-encoded value
- **static uint16_t pch_bsizex_t pch_bsizex_decodeInline (pch_bsizex_t bsize)**
decodes a pch_bsizex_t as the uint16_t it represents
- **static uint8_t pch_bsizex_t pch_bsizex_encodeRaw (uint16_t n)**
Encode a 16-bit value into its raw 8-bit bsize encoding.

11.1.1 Detailed Description

The basic types used by picochan throughout both CSS and CU.

The subchannel-status word (SCSW)

The I/O interruption code.

11.1.2 Macro Definition Documentation

11.1.2.1 PCH_BSIZE_ZERO

```
#define PCH_BSIZE_ZERO ((pch_bsize_t){0})
```

A constant struct initialiser for the bsize encoding of zero.

This is simply a constant structure initialiser (the structure itself, not a pointer to a structure) containing a single byte of zero which is the bsize encoding of zero.

11.1.3 Typedef Documentation

11.1.3.1 pch_bsizex_t

```
typedef struct pch_bsizex pch_bsizex_t
```

a [pch_bsize](#) together with a flag intended to indicate whether the bsize encoded the original size exactly.

The flag is the low bit of the exact field. It is defined as a `uint8_t` rather than a `bool` to make its position clearer in any stored value of the structure.

11.1.3.2 pch_ccw_t

```
typedef struct pch_ccw pch_ccw_t
```

I/O Channel-Command Word (CCW)

[pch_ccw_t](#) is an architected 8-byte control block that must be 4-byte aligned. When marshalling/unmarshalling a CCW, unlike the original architected Format-1 CCW which was implicitly big-endian, the count and addr fields here are treated as native-endian and so will be little-endian on both ARM and RISC-V (in Pico configurations) and would also be so on x86, for example.

```
CCW +---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+
|     cmd      |     flags      |          count          |
+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+
|                         data address                         |
+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+
```

11.1.3.3 pch_chpid_t

`typedef uint8_t pch_chpid_t`

a channel path identifier between 0 and PCH_NUM_CHANNELS-1 (at most 255) that identifies a channel from the CSS side

Each channel connects to a single remote CU.

11.1.3.4 pch_dmaid_t

`typedef uint8_t pch_dmaid_t`

a DMA id used by CSS or CU

Must be between 0 and the number of DMA channels on the platform. Pico SDK uses the uint type for DMA channel id arguments but picochan uses `pch_dmaid_t` type in its API and also for storing them in a single byte instead of four.

11.1.3.5 pch_irq_index_t

`typedef int8_t pch_irq_index_t`

a DMA IRQ index

Must be either -1 (meaning no DMA IRQ index set) or between 0 and the number of DMA IRQs on the platform (e.g. 2 for RP2040 and 4 for RP2350). Pico SDK uses the uint type for DMA IRQ index arguments but Picochan uses the `pch_irq_index_t` type in its API and also for storing them so it can use a single byte instead of four.

11.1.3.6 pch_schib_t

`typedef struct pch_schib pch_schib_t`

`pch_schib_t` is the Subchannel Information Block (SCHIB)

The SCHIB is formed from the Path Management Control Word (PMCW), Subchannel Status Word (SCSW) and Model Dependent Area (MDA). Of these, the PMCW and SCSW are architected formats and the MDA format is an internal implementation detail of the CSS.

PMCW	+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
	Intparm
	+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
	T E ISC CUAddr UnitAddr
SCSW	+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
	CC P I U Z N W FC AC SC
	+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
	CCW Address
MDA	+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
	DEVS/ccwflags SCHS Residual Count
	+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
	data address
	+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
	reqcount/advcount prevua/ccwcmd nextua
	+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
	prevsid nextsid
	+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+

DEVS only needs to be valid when SC.StatusPending is set. Otherwise, we use the field to hold the current ccwflags.

11.1.3.7 pch_unit_addr_t

```
typedef uint8_t pch_unit_addr_t
```

a unit address that identifies a device on a given CU on the control unit side.

Must be between 0 and cu->num_devibs-1 (which is at most 255).

11.1.4 Function Documentation

11.1.4.1 pch_bsiz_decode_inline()

```
uint16_t pch_bsiz_decode_inline (
    pch_bsiz_t bsize) [inline], [static]
```

decodes a `pch_bsiz_t` as the `uint16_t` it represents

This function is declared as "static inline" to be used in places where it is appropriate to have the code inlined. A corresponding function `pch_bsiz_encode` is available as an ordinary function.

11.1.4.2 pch_bsiz_decode_raw_inline()

```
uint16_t pch_bsiz_decode_raw_inline (
    uint8_t esize) [inline], [static]
```

decodes a raw bsize-encoded value

This is a shortcut for `pch_bsiz_decode(pch_bsiz_wrap(esize))` which can be used when the benefits of the type-wrapping of the encoding are not needed.

11.1.4.3 pch_bsiz_encode_inline()

```
pch_bsiz_t pch_bsiz_encode_inline (
    uint16_t n) [inline], [static]
```

encode a 16-bit value as a `pch_bsiz_t`

This does the same as `pch_bsiz_encode` but does not return the exactness.

11.1.4.4 pch_bsiz_encode_raw_inline()

```
uint8_t pch_bsiz_encode_raw_inline (
    uint16_t n) [inline], [static]
```

Perform a bsize encoding, returning the encoded value unwrapped.

This is a shortcut for `pch_bsiz_unwrap(pch_bsiz_encode(size))` which can be used when the benefits of the type-wrapping of the encoding are not needed.

11.1.4.5 pch_bsizex_encode_ex_inline()

```
pch_bsizex_t pch_bsizex_encode_ex_inline (
    uint16_t n) [inline], [static]
```

encode a 16-bit value into its `pch_bsizex_t` along with an "exact"

This encodes n into its `pch_bsizex_t` along with a flag bit that indicates whether decoding the result will produce exactly n.

This function is declared as "static inline" to be used in places where it is appropriate to have the code inlined. A corresponding function `pch_bsizex_encode_ex` is available as an ordinary function.

11.1.4.6 pch_bsizex_wrap()

```
pch_bsizex_t pch_bsizex_wrap (
    uint8_t esize) [inline], [static]
```

wraps a `uint8_t` into a `pch_bsizex_t`

This is typically used to produce a clearly-typed "bsize encoded" value after receiving an unwrapped bsize from a remote protocol

11.2 internal_trc

Internal. Tracing subsystem used by both CSS and CU.

Data Structures

- struct `pch_trc_timestamp`
an opaque timestamp of a 48-bit number of microseconds since boot.
- struct `pch_trc_bufferset`
set of buffers and metadata for a subsystem to use tracing

Macros

- #define `PCH_CONFIG_ENABLE_TRACE` 0
Whether any tracing code should be compiled at all..

TypeDefs

- typedef struct `pch_trc_timestamp` `pch_trc_timestamp_t`
an opaque timestamp of a 48-bit number of microseconds since boot.
- typedef struct `pch_trc_bufferset` `pch_trc_bufferset_t`
set of buffers and metadata for a subsystem to use tracing

11.2.1 Detailed Description

Internal. Tracing subsystem used by both CSS and CU.

11.2.2 Macro Definition Documentation

11.2.2.1 PCH_CONFIG_ENABLE_TRACE

```
#define PCH_CONFIG_ENABLE_TRACE 0
```

Whether any tracing code should be compiled at all..

Set to a compile-time non-empty non-zero constant to enable. Default 0.

11.2.3 Typedef Documentation

11.2.3.1 pch_trc_bufferset_t

```
typedef struct pch_trc_bufferset pch_trc_bufferset_t
```

set of buffers and metadata for a subsystem to use tracing

This struct holds an array of PCH_TRC_NUM_BUFFERS buffers, each which must be of size PCH_TRC_BUFFER_SIZE.

When compile-time trace support is enabled (PCH_CONFIG_ENABLE_TRACE is defined to be non-zero), PCH_TRC_NUM_BUFFERS is the number of trace buffers in a bufferset. These buffers form a ring - once the current buffer is full, the current buffer moves onto the next in the ring and, optionally, an interrupt is generated so that the previous buffer can be archived elsewhere before the ring wraps.

When compile-time trace support is not enabled, PCH_TRC_NUM_BUFFERS is defined as 0 so this struct can be instantiated but not used.

11.2.3.2 pch_trc_timestamp_t

```
typedef struct pch_trc_timestamp pch_trc_timestamp_t
```

an opaque timestamp of a 48-bit number of microseconds since boot.

The actual value is held as three consecutive 16-bit chunks (forming a little-endian encoding of the whole value) but the intended way of accessing the value is with pch_trc_timestamp_to_us().

11.3 internal_proto

The internal protocol between CSS and CU.

Data Structures

- struct [proto_packet](#)
a 4-byte command packet sent on a channel between CSS and CU or vice versa

Typedefs

- typedef struct [proto_packet proto_packet_t](#)
a 4-byte command packet sent on a channel between CSS and CU or vice versa

11.3.1 Detailed Description

The internal protocol between CSS and CU.

11.3.2 Typedef Documentation

11.3.2.1 [proto_packet_t](#)

```
typedef struct proto\_packet proto\_packet\_t
```

a 4-byte command packet sent on a channel between CSS and CU or vice versa

Various parts of this implementation are tuned for and rely on the size being exactly 4 bytes. Note that the ARM ABI specifies that a return value of a composite type of up to 4 bytes (such as [proto_packet_t](#)) is passed in R0, thus behaving the same way as a 32-bit return value.

11.4 [internal_css](#)

A (CSS-side) channel that connects to a remote CU.

Data Structures

- struct [pch_chp](#)
[pch_chp_t](#) is the CSS-side representation of a channel path to a control unit.

Typedefs

- typedef struct [pch_chp pch_chp_t](#)
[pch_chp_t](#) is the CSS-side representation of a channel path to a control unit.

11.4.1 Detailed Description

A (CSS-side) channel that connects to a remote CU.

internal CSS implementations

11.4.2 Typedef Documentation

11.4.2.1 pch_chp_t

```
typedef struct pch_chp pch_chp_t
```

`pch_chp_t` is the CSS-side representation of a channel path to a control unit.

The application API usually refers to these by a channel path id (CHPID) which indexes into the global array CSS.chps and so does not really need to care about the details of this struct. Currently, a channel only connects to a single control unit so the `pch_chp_t` is effectively a CSS-side "peer" object of the dev-side CU, `pch_cu_t`.

11.5 picochan_css

Channel Subsystem (CSS)

Files

- file `pmcw.h`
The Path Management Control World (PMCW)

Macros

- `#define PCH_NUM_SCHIBS`
The number of subchannels.
- `#define PCH_NUM_CHANNELS`
The number of channels that the CSS can use.
- `#define PCH_NUM_ISCS`
The number of interrupt service classes.

TypeDefs

- `typedef void(* io_callback_t) (pch_intcode_t, pch_scsw_t)`
A callback function to be invoked when a subchannel becomes status pending.

Functions

- static void * [pch_ccw_get_addr](#) ([pch_ccw_t](#) ccw)

Get the addr field of a CCW as a pointer.
- void [pch_css_init](#) (void)

Initialise CSS.
- void [pch_css_set_func_irq](#) ([irq_num_t](#) irqnum)

Low-level functions to set the IRQ number that the CSS uses for application API notification to CSS.
- void [pch_css_set_io_irq](#) ([irq_num_t](#) irqnum)

Low-level function to set the IRQ number that the CSS uses for I/O interrupt notification.
- [io_callback_t](#) [pch_css_set_io_callback](#) ([io_callback_t](#) io_callback)

Low-level function to set the I/O callback function that the CSS invokes if its I/O interrupt handler has been set to [pch_css_io_irq_handler](#). [pch_css_start](#)([io_callback](#), [isc_mask](#)) with [io_callback](#) non-NULL.
- void [pch_css_start](#) ([io_callback_t](#) io_callback, [uint8_t](#) isc_mask)

Starts CSS operation after setting the [io_callback](#) (if non-NULL), configuring and enabling any needed CSS IRQ handlers that have not yet been set and setting the mask of ISCs that trigger I/O interrupts to be [isc_mask](#).
- bool [pch_css_set_trace](#) (bool trace)

Sets whether CSS tracing is enabled.
- [uint8_t](#) [pch_chp_set_trace_flags](#) ([pch_chpid_t](#) chpid, [uint8_t](#) trace_flags)

Sets what CSS trace events are enabled for channel chpid. Flags may be a combination of [PCH_CHP_TRACED_GENERAL](#), [PCH_CHP_TRACED_LINK](#), [PCH_CHP_TRACED_IRQ](#). Value [PCH_CHP_TRACED_MASK](#) is the set of all valid trace flags. If these flags do not include [PCH_CHP_TRACED_GENERAL](#) then no trace records are written for schibs using this channel regardless of any per-schib trace flags. Returns the old set of trace flags.
- void [pch_chp_start](#) ([pch_chpid_t](#) chpid)

Starts channel chpid connection to its remote CU.
- void [pch_chp_claim](#) ([pch_chpid_t](#) chpid)

Mark channel path chpid as claimed. Panics if it is already claimed or allocated.
- int [pch_chp_claim_unused](#) (bool required)

Claims the next unclaimed and unallocated channel path and returns its CHPID (a [pch_chpid_t](#) cast to int). If no channel path is available, panics if required is true or else returns -1.
- [pch_sid_t](#) [pch_chp_alloc](#) ([pch_chpid_t](#) chpid, [uint16_t](#) num_devices)

Allocates num_devices schibs for use by channel chpid.
- void [pch_chp_configure_uartchan](#) ([pch_chpid_t](#) chpid, [uart_inst_t](#) *uart, [pch_uartchan_config_t](#) *cfg)

Configure a UART channel.
- void [pch_chp_configure_piochan](#) ([pch_chpid_t](#) chpid, [pch_pio_config_t](#) *cfg, [pch_piochan_config_t](#) *pc)

Configure a PIO channel.
- void [pch_chp_configure_memchan](#) ([pch_chpid_t](#) chpid, [pch_channel_t](#) *chpeer)

Configure a memchan channel.
- [pch_channel_t](#) * [pch_chp_get_channel](#) ([pch_chpid_t](#) chpid)

Get the underlying channel from a channel path from CSS to CU.
- int [pch_sch_start](#) ([pch_sid_t](#) sid, [pch_ccw_t](#) *ccw_addr)

Start a channel program for a subchannel.
- int [pch_sch_resume](#) ([pch_sid_t](#) sid)

Resume a channel program for a subchannel.
- int [pch_sch_test](#) ([pch_sid_t](#) sid, [pch_scsw_t](#) *scsw)

Test the status of a subchannel, clearing various status conditions of status is pending.
- int [pch_sch_modify](#) ([pch_sid_t](#) sid, [pch_pmcw_t](#) *pmcw)

Modifies the PMCW field of a subchannel.
- int [pch_sch_store](#) ([pch_sid_t](#) sid, [pch_schib_t](#) *out_schib)

Stores the contents of the schib for subchannel sid to out_schib.
- int [pch_sch_cancel](#) ([pch_sid_t](#) sid)

Cancel a channel program that has not yet started.

- int [pch_sch_halt \(pch_sid_t sid\)](#)
Halt a channel program.
- [pch_intcode_t pch_test_pending_interruption \(void\)](#)
Test if there is a pending I/O interruption.
- int [pch_sch_store_pmcw \(pch_sid_t sid, pch_pmcw_t *out_pmcw\)](#)
Stores the contents of the PMCW part of the schib for subchannel sid to out_pmcw.
- int [pch_sch_store_scsw \(pch_sid_t sid, pch_scsw_t *out_scsw\)](#)
Stores the contents of the SCSW part of the schib for subchannel sid to out_scsw.
- int [pch_sch_modify_intparm \(pch_sid_t sid, uint32_t intparm\)](#)
Modifies the intparm field of the PMCW part of the schib for subchannel sid.
- int [pch_sch_modify_flags \(pch_sid_t sid, uint16_t flags\)](#)
Modifies the flags field of the PMCW part of the schib for subchannel sid.
- int [pch_sch_modify_isc \(pch_sid_t sid, uint8_t isc\)](#)
Modifies the isc field of the PMCW part of the schib for subchannel sid.
- int [pch_sch_modify_enabled \(pch_sid_t sid, bool enabled\)](#)
Modifies enabled flag of the schib for subchannel sid.
- int [pch_sch_modify_traced \(pch_sid_t sid, bool traced\)](#)
Modifies traced flag of the schib for subchannel sid.
- **void (pch_sid_t sid, uint count, uint8_t isc)**
Calls [pch_sch_modify_isc\(\)](#) on count subchannels starting from sid, panicking if any call fails.
- **void (pch_sid_t sid, uint count, bool enabled)**
Calls [pch_sch_modify_enabled\(\)](#) on count subchannels starting from sid, panicking if any call fails.
- int [pch_sch_wait \(pch_sid_t sid, pch_scsw_t *scsw\)](#)
Wait for an I/O interruption condition for subchannel sid.
- int [pch_sch_wait_timeout \(pch_sid_t sid, pch_scsw_t *scsw, absolute_time_t timeout_timestamp\)](#)
Wait for an I/O interruption condition for subchannel sid with a timeout.
- int [pch_sch_run_wait \(pch_sid_t sid, pch_ccw_t *ccw_addr, pch_scsw_t *scsw\)](#)
Start a channel program for a subchannel and wait for an I/O interruption condition.
- int [pch_sch_run_wait_timeout \(pch_sid_t sid, pch_ccw_t *ccw_addr, pch_scsw_t *scsw, absolute_time_t timeout_timestamp\)](#)
Start a channel program for a subchannel and wait for an I/O interruption condition with a timeout.

11.5.1 Detailed Description

Channel Subsystem (CSS)

11.5.2 Macro Definition Documentation

11.5.2.1 PCH_NUM_CHANNELS

```
#define PCH_NUM_CHANNELS
```

The number of channels that the CSS can use.

Must be a compile-time constant between 1 and 256. Default 4. One channel is needed to connect to each CU. Defines the size of the global array of CSS-side channel structures (see [pch_chp_t](#)).

11.5.2.2 PCH_NUM_ISCS

```
#define PCH_NUM_ISCS
```

The number of interrupt service classes.

Must be a compile-time constant between 1 and 8. Default 8. Defines the size of the global array of linked-list-headers for subchannels that are status pending.

11.5.2.3 PCH_NUM_SCHIBS

```
#define PCH_NUM_SCHIBS
```

The number of subchannels.

Must be a compile-time constant between 1 and 65536. Default 32. Defines the size of the global array of schibs (see [pch_schib_t](#)).

11.5.3 Function Documentation

11.5.3.1 pch_ccw_get_addr()

```
void * pch_ccw_get_addr (
    pch_ccw_t ccw) [inline], [static]
```

Get the addr field of a CCW as a pointer.

This is a convenience function that cannot be put in [ccw.h](#) itself since the architected addr field is 32 bits and [ccw.h](#) must be usable on platforms where a (void*) is longer without causing compiler warnings (for example for compiling [pch_dump_trace](#) off-platform).

11.5.3.2 pch_chp_alloc()

```
pch_sid_t pch_chp_alloc (
    pch_chpid_t chpid,
    uint16_t num_devices)
```

Allocates num_devices schibs for use by channel chpid.

Starting with the first unallocated schib in the CSS array of schibs, allocates num_devices consecutive schibs and initialises them to reference the devices with unit addresses 0 through num_devices-1 respectively on the CU to which channel chpid will connect. The total number of allocated schibs must not exceed the size of the array, PCH←_NUM_SCHIBS. A check for this and other sanity checks on the arguments are made only if assertions are enabled. CSS must have been started ([pch_css_start\(\)](#)) but this channel must not have been started yet ([pch_chp_start\(\)](#)). Returns the SID of the first allocated schib.

11.5.3.3 pch_chp_configure_memchan()

```
void pch_chp_configure_memchan (
    pch_chpid_t chpid,
    pch_channel_t * chpeer)
```

Configure a memchan channel.

A memchan channel allows the CSS to run on one core of a Pico while a CU runs on the other core. Instead of using physical pins or connections between CU and CSS, picochan uses two DMA channels to copy memory-to-memory between CSS and CU and an internal state machine and cross-core synchronisation to mediate CSS to CU communications. In order for the CSS to find the CU-side information to cross-connect the sides in memory, the CU API function [pch_cu_get_channel\(\)](#) must be used to fetch the internal pch_channel_t of the peer CU for passing to pch_chp_configure_memchan.

11.5.3.4 pch_chp_configure_piochan()

```
void pch_chp_configure_piochan (
    pch_chpid_t chpid,
    pch_pio_config_t * cfg,
    pch_piochan_config_t * pc)
```

Configure a PIO channel.

Configure PIO state machines as a channel to the remote CU to which the chosen pins are connected. cfg must reference a PIO which has already been initialised with pch_piochan_init() in order to load the two piochan PIO programs. This function claims two state machines in the PIO (either via explicit numbers in pc or claiming unused ones when tx_sm or rx_sm are -1) and initialises the GPIO pins in pc.pins. Those pins must be connected to a corresponding piochan CU with pins connected as TX_CLOCK_IN<->RX_CLOCK_OUT, TX_DATA_OUT<->RX_DATA_IN.

11.5.3.5 pch_chp_configure_uartchan()

```
void pch_chp_configure_uartchan (
    pch_chpid_t chpid,
    uart_inst_t * uart,
    pch_uartchan_config_t * cfg)
```

Configure a UART channel.

Configure the hardware UART instance uart as a channel to the remote CU to which it is connected. This will initialise the UART. It must be connected to a CU using the same baud rate as this channel configures with cfg. The hardware flow control pins, CTS and RTS *MUST* be enabled and connected between channel and CU. Use pch←_uartchan_get_default_config() to obtain a default value for cfg and only make changes you need. You may well want to change baudrate. For ctrl, the only bits you may want to change are SNIFF_EN and HIGH_PRIORITY.

11.5.3.6 pch_chp_get_channel()

```
pch_channel_t * pch_chp_get_channel (
    pch_chpid_t chpid)
```

Get the underlying channel from a channel path from CSS to CU.

This function is only needed when configuring a memchan between a CSS and CU on different cores of a single Pico. The CU initialisation procedure uses this function to find its peer CSS structure in order to cross-connect the channels.

11.5.3.7 pch_chp_start()

```
void pch_chp_start (
    pch_chpid_t chpid)
```

Starts channel chpid connection to its remote CU.

The channel must be already configured but not have been started. Marks the channel as started and starts it, allowing it to receive commands from its remote CU.

11.5.3.8 pch_css_init()

```
void pch_css_init (
    void )
```

Initialise CSS.

Must be called before any other CSS function.

11.5.3.9 pch_css_set_func_irq()

```
void pch_css_set_func_irq (
    irq_num_t irqnum)
```

Low-level functions to set the IRQ number that the CSS uses for application API notification to CSS.

Typically, should be a non-externally-used user IRQ (i.e. IRQ numbers 26-31 on RP2040 and IRQ numbers 46-51 (SPAREIRQ_IRQ0 through SPAREIRQ_IRQ5) on RP2350. In general, either the high-level convenience function pch_css_auto_configure_func_irq() should be used instead or, for mid-level control of the handler, variants on pch_css_configure_func_irq...

11.5.3.10 pch_css_set_io_callback()

```
io_callback_t pch_css_set_io_callback (
    io_callback_t io_callback)
```

Low-level function to set the I/O callback function that the CSS invokes if its I/O interrupt handler has been set to pch_css_io_irq_handler. pch_css_start(io_callback, isc_mask) with io_callback non-NULL).

Sets a callback function which pch_css_io_irq_handler will invoke on subchannels with unmasked ISC and pending status.

Typically, this should instead be set implicitly by calling pch_css_start(io_callback, isc_mask) with io_callback non-NULL.

If pch_css_io_irq_handler is added as an ISR for the CSS I/O IRQ index (itself set with pch_css_set_io_irq), then when called, it pops each subchannel that is in an unmasked ISC and is status pending, retrieves the SCSW for that subchannel and calls the callback function.

Low-level function to set the I/O callback function that the CSS invokes if its I/O interrupt handler has been set to pch_css_io_irq_handler. pch_css_start(io_callback, isc_mask) with io_callback non-NULL).

If pch_css_io_irq_handler is added as an ISR for the CSS I/O IRQ index (itself set with pch_css_set_io_irq), then when called, it pops each subchannel that is in an unmasked ISC and is status pending, retrieves the SCSW for that subchannel and calls the callback function.

11.5.3.11 pch_css_set_io_irq()

```
void pch_css_set_io_irq (
    irq_num_t irqnum)
```

Low-level function to set the IRQ number that the CSS uses for I/O interrupt notification.

Sets the IRQ number that the CSS raises when a subchannel becomes status pending.

Typically, should be a non-externally-used user IRQ (i.e. IRQ numbers 26-31 on RP2040 and IRQ numbers 46-51 (SPAREIRQ_IRQ0 through SPAREIRQ_IRQ5) on RP2350. In general, either the high-level convenience function pch_css_auto_configure_io_irq() should be used instead or, for mid-level control of the handler, variants on pch_css_configure_io_irq...

Typically, should be a non-externally used IRQ (i.e. IRQ numbers 26-31 on RP2040 and IRQ numbers 46-51 (SPAREIRQ_IRQ0 through SPAREIRQ_IRQ5) on RP2350. Although the application can use its own ISR if it wishes, adding function pch_css_io_irq_handler as an ISR for this interrupt lets the CSS itself handle callbacks for subchannels with pending status (see [pch_css_set_io_callback](#)).

Low-level function to set the IRQ number that the CSS uses for I/O interrupt notification.

Typically, should be a non-externally used IRQ (i.e. IRQ numbers 26-31 on RP2040 and IRQ numbers 46-51 (SPAREIRQ_IRQ0 through SPAREIRQ_IRQ5) on RP2350. Although the application can use its own ISR if it wishes, adding function pch_css_io_irq_handler as an ISR for this interrupt lets the CSS itself handle callbacks for subchannels with pending status (see [pch_css_set_io_callback](#)).

11.5.3.12 pch_css_set_trace()

```
bool pch_css_set_trace (
    bool trace)
```

Sets whether CSS tracing is enabled.

If this flag is not set to be true then no CSS trace records are written, regardless of any per-channel or per-subchannel trace flags.

11.5.3.13 pch_css_start()

```
void pch_css_start (
    io_callback_t io_callback,
    uint8_t isc_mask)
```

Starts CSS operation after setting the io_callback (if non-NULL), configuring and enabling any needed CSS IRQ handlers that have not yet been set and setting the mask of ISCs that trigger I/O interrupts to be isc_mask.

[pch_css_init\(\)](#) must be called before calling this function. If the CSS DMA IRQ index is not yet set, it is configured using the index number corresponding to the current core number. If the function IRQ is not set, it is configured by claiming an unused user IRQ, setting the handler to pch_css_func_irq_handler and enabling the IRQ. If io_callback is non-NULL then it is set as the CSS io_callback function after, if the I/O IRQ is not set, configuring it by claiming an unused IRQ, setting the handler to pch_css_io_irq_handler and enabling the IRQ. Any IRQ handlers set from this function are added using [irq_add_shared_handler\(\)](#) with an order_priority of PICO_SHARED_IRQ_HANDLER_DEFAULT_ORDER_PRIORITY.

11.5.3.14 pch_sch_cancel()

```
int pch_sch_cancel (
    pch_sid_t sid)
```

Cancel a channel program that has not yet started.

pch_sch_cancel tries to cancel a channel program before it has started. If pch_sch_cancel is called before the CSS has actually started the channel program (meaning that [pch_sch_start\(\)](#) has set the AcStartPending in the subchannel's SCSW control flags but the function IRQ handler that would then process the Start has not yet run), then it cancels the start and returns condition code 0. Otherwise, it returns 1 meaning "too late to cancel" or 2 for "no such sid".

pch_sch_cancel only acts on the schib; it does not trigger any interrupt to cause any function IRQ nor does it communicate with the CU in any way.

11.5.3.15 pch_sch_halt()

```
int pch_sch_halt (
    pch_sid_t sid)
```

Halt a channel program.

pch_sch_halt tries to halt a channel program. It sets the subchannel's AchHaltPending flag and triggers a CSS function IRQ which sends a Halt command to the CU for the device. The CU and device driver are responsible for acting on the Halt command in a timely manner and responding with an UpdateStatus to end the channel program as soon as reasonably convenient. Depending on the device driver, the Halt may or may not return a normal status.

11.5.3.16 pch_sch_modify()

```
int pch_sch_modify (
    pch_sid_t sid,
    pch_pmcw_t * pmcw)
```

Modifies the PMCW field of a subchannel.

Only the following parts of the PMCW of the subchannel are modified by this function; all other parts are ignored:

- intparm
- flags bits in mask PCH_PMCW_SCH MODIFY_MASK

The bits in PCH_PMCW_SCH MODIFY MASK are PCH_PMCW_ENABLED, PCH_PMCW_TRACED and the ISC bits, PCH_PMCW_ISC_BITS.

11.5.3.17 pch_sch_modify_enabled()

```
int pch_sch_modify_enabled (
    pch_sid_t sid,
    bool enabled)
```

Modifies enabled flag of the schib for subchannel sid.

This is a convenience/optimised subset of pch_sch_modify that only modifies the enabled flag of the subchannel.

11.5.3.18 pch_sch_modify_flags()

```
int pch_sch_modify_flags (
    pch_sid_t sid,
    uint16_t flags)
```

Modifies the flags field of the PMCW part of the schib for subchannel sid.

This is a convenience/optimised subset of pch_sch_modify that only modifies the PMCW flags of the subchannel.

11.5.3.19 pch_sch_modify_intparm()

```
int pch_sch_modify_intparm (
    pch_sid_t sid,
    uint32_t intparm)
```

Modifies the intparm field of the PMCW part of the schib for subchannel sid.

This is a convenience/optimised subset of pch_sch_modify that only modifies the Interruption Parameter of the subchannel.

11.5.3.20 pch_sch_modify_isc()

```
int pch_sch_modify_isc (
    pch_sid_t sid,
    uint8_t isc)
```

Modifies the isc field of the PMCW part of the schib for subchannel sid.

This is a convenience/optimised subset of pch_sch_modify that only modifies the ISC of the subchannel.

11.5.3.21 pch_sch_modify_traced()

```
int pch_sch_modify_traced (
    pch_sid_t sid,
    bool traced)
```

Modifies traced flag of the schib for subchannel sid.

This is a convenience/optimised subset of pch_sch_modify that only modifies the traced flag of the subchannel.

11.5.3.22 pch_sch_resume()

```
int pch_sch_resume (
    pch_sid_t sid)
```

Resume a channel program for a subchannel.

Resumes a channel program that has been started for subchannel sid but has become suspended by reaching a CCW with the Suspend flag (PCH_CCW_FLAG_S) set.

The function updates an internal linked list and state then raises an IRQ for the CSS to resume the channel program asynchronously. For a Release-build, the function will typically take dozens rather than hundreds of CPU cycles.

11.5.3.23 pch_sch_run_wait()

```
int pch_sch_run_wait (
    pch_sid_t sid,
    pch_ccw_t * ccw_addr,
    pch_scs_w_t * scsw)
```

Start a channel program for a subchannel and wait for an I/O interruption condition.

This is a convenience function which calls pch_sch_start to start a channel program for subchannel sid and then calls pch_sch_wait to wait for it to become status pending.

11.5.3.24 pch_sch_run_wait_timeout()

```
int pch_sch_run_wait_timeout (
    pch_sid_t sid,
    pch_ccw_t * ccw_addr,
    pch_scs_w_t * scsw,
    absolute_time_t timeout_timestamp)
```

Start a channel program for a subchannel and wait for an I/O interruption condition with a timeout.

This is a convenience function which calls pch_sch_start to start a channel program for subchannel sid and then calls pch_sch_wait_timeout to wait for it to become status pending or for a timeout to expire.

11.5.3.25 pch_sch_start()

```
int pch_sch_start (
    pch_sid_t sid,
    pch_ccw_t * ccw_addr)
```

Start a channel program for a subchannel.

Starts a channel program running for subchannel sid starting with the CCW at address ccw_addr.

The function updates an internal linked list and state then raises an IRQ for the CSS to start the channel program asynchronously. For a Release-build, the function will typically take dozens rather than hundreds of CPU cycles.

11.5.3.26 pch_sch_store()

```
int pch_sch_store (
    pch_sid_t sid,
    pch_schib_t * out_schib)
```

Stores the contents of the schib for subchannel sid to out_schib.

Although the schib may be in memory that is addressable by the picochan CSS, it is architecturally independent and no part of the CSS API relies on that. pch_sch_store is the architectural API that provides access to the contents of the schib by copying it from its internal location to the application-visible memory pointed to by out_schib. The PMCW and SCSW parts of the schib are architectural and can be relied on to be as documented. The rest of the schib - the Model Dependent Area (MDA) - is intended to be an internal implementation detail.

11.5.3.27 pch_sch_store_pmcw()

```
int pch_sch_store_pmcw (
    pch_sid_t sid,
    pch_pmcw_t * out_pmcw)
```

Stores the contents of the PMCW part of the schib for subchannel sid to out_pmcw.

This is a convenience/optimised subset of pch_sch_store that only stores the PMCW part of the schib.

11.5.3.28 pch_sch_store_scsw()

```
int pch_sch_store_scsw (
    pch_sid_t sid,
    pch_scsw_t * out_scsw)
```

Stores the contents of the SCSW part of the schib for subchannel sid to out_scsw.

This is a convenience/optimised subset of pch_sch_store that only stores the SCSW part of the schib.

11.5.3.29 pch_sch_test()

```
int pch_sch_test (
    pch_sid_t sid,
    pch_scsw_t * SCSW)
```

Test the status of a subchannel, clearing various status conditions of status is pending.

Retrieves a SCSW representing the current status of a subchannel. If the subchannel is "status pending", removes it from the list of subchannels that are the cause of an I/O interruption condition (or callback) and clears pending function conditions and, if set, the "Suspended" condition.

11.5.3.30 pch_sch_wait()

```
int pch_sch_wait (
    pch_sid_t sid,
    pch_scsw_t * SCSW)
```

Wait for an I/O interruption condition for subchannel sid.

This is a convenience function which loops calling pch_sch_test on the subchannel, returning with the fetched SCSW when the subchannel becomes status pending. In between each call to pch_sch_test, the function calls __wfe() since the subchannel can only become status pending after the CSS processes an interrupt. This function must only be called while the ISC for the subchannel is masked or else there is a race condition with any I/O ISR such as pch_css_io_irq_handler which would process the I/O interruption itself.

Returns

Condition code - returned from pch_sch_test (will not be 1 since the function loops in this case)

11.5.3.31 pch_sch_wait_timeout()

```
int pch_sch_wait_timeout (
    pch_sid_t sid,
    pch_scs_w_t * scsw,
    absolute_time_t timeout_timestamp)
```

Wait for an I/O interruption condition for subchannel sid with a timeout.

This is a convenience function which behaves the same as pch_sch_wait except that it also returns if the timeout expires (i.e. absolute time timeout_timestamp is reached) without the subchannel having become status pending.

11.5.3.32 pch_test_pending_interruption()

```
pch_intcode_t pch_test_pending_interruption (
    void )
```

Test if there is a pending I/O interruption.

If there is at least one subchannel which is "status pending" with an interruption condition then pch_test_pending_interruption returns an `pch_intcode_t` containing the sid of the subchannel, its ISC, a condition code field of 1 and removes the subchannel from the list of those with a pending I/O interruption condition. If there is no such subchannel the condition code field of the returned `pch_intcode_t` is 0.

This function should only be called if the ISCs of any subchannels that may become pending are masked or else there is a race condition with any I/O ISR such as pch_css_io_irq_handler which would process the I/O interruption itself.

11.5.3.33 void()

```
void (
    pch_sid_t sid,
    uint count,
    bool enabled)
```

Calls `pch_sch_modify_enabled()` on count subchannels starting from sid, panicking if any call fails.

Calls `pch_sch_modify_traced()` on count subchannels starting from sid, panicking if any call fails.

Calls `pch_sch_modify_enabled()` on count subchannels starting from sid, panicking if any call fails.

11.6 picochan_cu

Control Unit (CU)

Files

- file `dev_status.h`
Device status bit values.
- file `dev_api.h`
The main API for a device on a CU.
- file `devib.h`
The structures and API for a device on a CU.

Data Structures

- struct `pch_cu`
`pch_cu_t` is a Control Unit (CU)
- struct `pch_devib`
`pch_devib_t` represents a device on a CU
- struct `pch_devib_callback_info`
`pch_devib_callback_info_t` is a struct the CU uses for device callback. It holds a function to call (a `pch_devib_callback_t`) and a void *context field.

Macros

- `#define PCH_NUM_CUS`
The number of control units.
- `#define PCH CU INIT(num_devices)`
a compile-time initialiser for a `pch_cu_t`
- `#define MAX_DEVIB_CALLBACKS 254`
The maximum number of registered callbacks.
- `#define NUM_DEVIB_CALLBACKS 16`
The size of the global callbacks array.

TypeDefs

- `typedef struct pch_cu pch_cu_t`
`pch_cu_t` is a Control Unit (CU)
- `typedef uint8_t pch_cbindex_t`
An 8-bit index into an array of callbacks that the CU can make to a device
`pch_cbindex_t` is an 8-bit index into `pch_devib_callbacks`, an array of up to `NUM_DEVIB_CALLBACKS` registered callbacks on devibs.
- `typedef struct pch_devib pch_devib_t`
`pch_devib_t` represents a device on a CU
- `typedef void(* pch_devib_callback_t) (pch_devib_t *devib)`
`pch_devib_callback_t` is a function for the CU to callback a device
- `typedef struct pch_devib_callback_info pch_devib_callback_info_t`
`pch_devib_callback_info_t` is a struct the CU uses for device callback. It holds a function to call (a `pch_devib_callback_t`) and a void *context field.

Functions

- `static pch_devib_t * pch_get_devib (pch_cu_t *cu, pch_unit_addr_t ua)`
Look up the `pch_devib_t` of a device from its CU and unit address.
- `static pch_cu_t * pch_get_cu (pch_cuaddr_t cua)`
Get the CU for a given control unit address.
- `void pch_cus_init (void)`
Initialise CU subsystem.
- `bool pch_cus_set_trace (bool trace)`
Sets whether CU subsystem tracing is enabled.
- `void pch_cu_init (pch_cu_t *cu, uint16_t num_devibs)`
Initialises a CU with space for num_devibs devices.
- `void pch_cu_register (pch_cu_t *cu, pch_cuaddr_t cua)`

- Registers a CU at a control unit address.*
- void `pch_cus_uartcu_configure` (`pch_cuaddr_t` cua, `uart_inst_t` *uart, `pch_uartchan_config_t` *cfg)
Configure a UART control unit.
 - void `pch_cus_piocu_configure` (`pch_cuaddr_t` cua, `pch_pio_config_t` *cfg, `pch_piochan_config_t` *pc)
Configure a PIO channel control unit.
 - void `pch_cus_memcu_configure` (`pch_cuaddr_t` cua, `pch_channel_t` *chpeer)
Configure a memchan control unit.
 - void `pch_cu_start` (`pch_cuaddr_t` cua)
Starts the channel from CU cua to the CSS.
 - bool `pch_cus_trace_cu` (`pch_cuaddr_t` cua, bool trace)
Sets all/no trace flags for CU cua.
 - uint8_t `pch_cu_set_trace_flags` (`pch_cuaddr_t` cua, uint8_t trace_flags)
Sets what tracing flags are enabled for CU cua.
 - bool `pch_cus_trace_dev` (`pch_devib_t` *devib, bool trace)
Sets whether tracing is enabled for device.
 - static `pch_channel_t` * `pch_cu_get_channel` (`pch_cuaddr_t` cua)
Fetch the internal `pch_channel_t` from CU to CSS.
 - int `pch_dev_set_callback` (`pch_devib_t` *devib, int cbindex_opt)
Set callback for device.
 - int `pch_dev_send_then` (`pch_devib_t` *devib, void *srcaddr, uint16_t n, `proto_chop_flags_t` flags, int cbindex_opt)
Sends data to the CSS.
 - int `pch_dev_send_zeroes_then` (`pch_devib_t` *devib, uint16_t n, `proto_chop_flags_t` flags, int cbindex_opt)
Sends zeroes to the CSS.
 - int `pch_dev_receive_then` (`pch_devib_t` *devib, void *dstaddr, uint16_t size, int cbindex_opt)
Receive data from the CSS.
 - void `pch_register_devib_callback` (`pch_cbindex_t` n, `pch_devib_callback_t` cbfunc, void *cbctx)
Registers a device callback function and associated context pointer at a specific index.
 - `pch_cbindex_t` `pch_register_unused_devib_callback` (`pch_devib_callback_t` cbfunc, void *cbctx)
Registers a device callback function at an unused index.
 - static void * `pch_devib_callback_context` (`pch_devib_t` *devib)
Fetches the context pointer associated with the current callback index of the devib when the callback was registered.
 - static void `pch_devib_prepare_callback` (`pch_devib_t` *devib, `pch_cbindex_t` cbindex)
Low-level API to update devib->cbindex.
 - static void `pch_devib_prepare_count` (`pch_devib_t` *devib, uint16_t count)
Low-level API to update devib->payload with a count field.
 - static void `pch_devib_prepare_write_data` (`pch_devib_t` *devib, void *srcaddr, uint16_t n, `proto_chop_flags_t` flags)
Low-level API to prepare a Data channel operation command for a device.
 - static void `pch_devib_prepare_write_zeroes` (`pch_devib_t` *devib, uint16_t n, `proto_chop_flags_t` flags)
Low-level API to prepare a Data channel operation command for a device that will implicitly send zeroes.
 - static void `pch_devib_prepare_read_data` (`pch_devib_t` *devib, void *dstaddr, uint16_t size)
Low-level API to prepare a RequestRead channel operation command for a device.
 - void `pch_devib_prepare_update_status` (`pch_devib_t` *devib, uint8_t devs, void *dstaddr, uint16_t size)
Low-level API to prepare an UpdateStatus channel operation command for a device.

11.6.1 Detailed Description

Control Unit (CU)

11.6.2 Macro Definition Documentation

11.6.2.1 MAX_DEVIB_CALLBACKS

```
#define MAX_DEVIB_CALLBACKS 254
```

The maximum number of registered callbacks.

A callback index greater than this is handled internally.

11.6.2.2 NUM_DEVIB_CALLBACKS

```
#define NUM_DEVIB_CALLBACKS 16
```

The size of the global callbacks array.

Must be a compile-time definition, must not exceed MAX_DEVIB_CALLBACKS (254) and must provide room for any internal specially-defined callbacks. Default 16.

11.6.2.3 PCH CU INIT

```
#define PCH CU INIT(  
    num_devices)
```

a compile-time initialiser for a [pch_cu_t](#)

PCH CU INIT relies on a non-standard C extension (supported by gcc) to initialise a [pch_cu_t](#) that includes the space for its devibs array (a Flexible Array Member) at the end of the struct. The num_devices macro argument is evaluated more than once but since it must be a compile-time constant this should not be a problem.

11.6.2.4 PCH_NUM_CUS

```
#define PCH_NUM_CUS
```

The number of control units.

Must be a compile-time constant between 1 and 256. Default 4. Defines the size of the global array of [pch_cu_t](#) structures running on this Pico.

11.6.3 Typedef Documentation

11.6.3.1 pch_cu_t

```
typedef struct pch_cu pch_cu_t
```

[pch_cu_t](#) is a Control Unit (CU)

The struct starts with a fixed-size metadata section with state and communication information about its devices and channel to the CSS. Immediately following that (ignoring internal padding) is an array of [pch_devib_t](#) structures, one for each device on the CU. The size of that array is held in the num_devibs field of the [pch_cu_t](#) which is set at the time [pch_cu_init](#) is called and cannot be changed afterwards. The allocation of memory for a [pch_cu_t](#), whether static or dynamic, is the responsibility of the application before calling [pch_cu_init](#).

The alignment of [pch_cu_t](#) is enforced to be PCH CU ALIGN which is calculated at compile-time as PCH_MAX←_DEVIBS_PER CU multiplied by the smallest power of 2 greater than or equal to sizeof([pch_devib_t](#)). This allows address arithmetic and bit masking to determine the unit address and owning [pch_cu_t](#) of a devib. PCH_MAX←_DEVIBS_PER CU, a preprocessor symbol, can be defined as any compile-time constant between 1 and 256, defaulting to 32. sizeof([pch_devib_t](#)) is currently 16 so for the default PCH_MAX_DEVIBS_PER CU, alignof([pch_cu_t](#)) is 512. With the maximum PCH_MAX_DEVIBS_PER CU of 256, alignof([pch_cu_t](#)) is 4096. Each individual [pch_cu_t](#) may be allocated at either compile-time or runtime with a smaller numbers of devibs than PCH_MAX←_DEVIBS_PER CU but the alignment as calculated above is still required.

11.6.3.2 pch_devib_t

```
typedef struct pch_devib pch_devib_t
```

`pch_devib_t` represents a device on a CU

```
DEVIB +-----+-----+-----+-----+-----+-----+-----+
|       next      |      cbindex     |          size      |
+-----+-----+-----+-----+-----+-----+-----+
|       op        |      flags       |          payload    |
+-----+-----+-----+-----+-----+-----+-----+
|                           bufaddr           |
+-----+-----+-----+-----+-----+-----+-----+
|                           sense            |
+-----+-----+-----+-----+-----+-----+-----+
```

11.6.4 Function Documentation

11.6.4.1 pch_cu_get_channel()

```
pch_channel_t * pch_cu_get_channel (
    pch_cuaddr_t cua) [inline], [static]
```

Fetch the internal `pch_channel_t` from CU to CSS.

This function is only needed when configuring a memchan between a CU and the CSS on different cores of a single Pico. The CSS initialisation procedure uses this function to find its peer CU structure in order to cross-connect the channels.

11.6.4.2 pch_cu_init()

```
void pch_cu_init (
    pch_cu_t * cu,
    uint16_t num_devibs)
```

Initialises a CU with space for `num_devibs` devices.

Parameters

<code>cu</code>	Must be a pointer to enough space to hold the <code>pch_cu_t</code> structure including its flexible array that must itself have room for <code>num_devibs</code> <code>pch_devib_t</code> structures.
<code>num_devibs</code>	The number of devices to initialise

Typically, the `PCH CU INIT` macro is used as a static initialiser instead of needing to call this function on an uninitialised `pch_cu_t`.

11.6.4.3 pch_cu_register()

```
void pch_cu_register (
    pch_cu_t * cu,
    pch_cuaddr_t cua)
```

Registers a CU at a control unit address.

Parameters

<code>cu</code>	the CU to register
<code>cua</code>	control unit address to register as

No CU must yet have been registered as control unit address cua. cu must already have been initialised either with static initialiser [PCH CU INIT\(\)](#) or by calling [pch_cu_init\(\)](#).

11.6.4.4 pch_cu_set_trace_flags()

```
uint8_t pch_cu_set_trace_flags (
    pch_cuaddr_t cua,
    uint8_t trace_flags)
```

Sets what tracing flags are enabled for CU cua.

trace_flags must be a combination of zero or more of PCH CU TRACED_GENERAL, PCH CU TRACED_LINK and PCH CU TRACED_IRQ. If these flags do not include PCH CU TRACED_GENERAL then no CU trace records are written for devices on this CU regardless of any per-device trace flags.

11.6.4.5 pch_cu_start()

```
void pch_cu_start (
    pch_cuaddr_t cua)
```

Starts the channel from CU cua to the CSS.

The CU must already have been registered by calling [pch_cu_register\(\)](#). If the CU has already been started, this function returns without doing anything. If no DMA IRQ index has yet been explicitly configured for this CU then `pch_cus_auto_configure_irq_index(true)` is called and `pch_cu_set_irq_index()` is called to set the CU to use the returned index. Then it marks the CU as started and starts the channel to the CSS, allowing it to receive commands from the CSS.

11.6.4.6 pch_cus_init()

```
void pch_cus_init (
    void )
```

Initialise CU subsystem.

Must be called before any other CU function.

11.6.4.7 pch_cus_memcu_configure()

```
void pch_cus_memcu_configure (
    pch_cuaddr_t cua,
    pch_channel_t * chpeer)
```

Configure a memchan control unit.

A memchan control unit allows the CU to run on one core of a Pico while the CSS runs on the other core. Instead of using physical pins or connections between CU and CSS, picochan uses two DMA channels to copy memory-to-memory between CU and CSS and an internal state machine and cross-core synchronisation to mediate CU to CSS communications. In order for the CU to find the CSS-side information to cross-connect the sides in memory, the CSS API function [pch_chp_get_channel\(\)](#) must be used to fetch the internal `pch_channel_t` of the peer CSS channel path for passing to `pch_cus_memcu_configure()`.

11.6.4.8 pch_cus_piocu_configure()

```
void pch_cus_piocu_configure (
    pch_cuaddr_t cua,
    pch_pio_config_t * cfg,
    pch_piochan_config_t * pc)
```

Configure a PIO channel control unit.

Configure PIO state machines as a channel from CU cua to the CSS. cfg must reference a PIO which has already been initialised with pch_piochan_init() in order to load the two piochan PIO programs. This function claims two state machines in the PIO (either via explicit numbers in pc or claiming unused ones when tx_sm or tx_sm are -1) and initialises the GPIO pins in pc.pins. Those pins must be connected to the CSS with a corresponding piochan channel path with pins connected as TX_CLOCK_IN<->RX_CLOCK_OUT, TX_DATA_OUT<->RX_DATA_IN.

11.6.4.9 pch_cus_set_trace()

```
bool pch_cus_set_trace (
    bool trace)
```

Sets whether CU subsystem tracing is enabled.

If this flag is not set to be true then no CU trace records are written, regardless of any per-CU or per-device trace flags.

11.6.4.10 pch_cus_trace_cu()

```
bool pch_cus_trace_cu (
    pch_cuaddr_t cua,
    bool trace)
```

Sets all/no trace flags for CU cua.

Sets all available CU trace flags (if trace is true) or unsets all available CU trace flags (if trace is false) using [pch_cus_trace_cu\(\)](#). Returns true if any trace flags were changed.

11.6.4.11 pch_cus_trace_dev()

```
bool pch_cus_trace_dev (
    pch_devib_t * devib,
    bool trace)
```

Sets whether tracing is enabled for device.

If this flag is set to true and the trace flag is set for the CU subsystem as a whole (with pch_cus_set_trace) and the trace flag is set for the device's CU (with pch_cus_trace_cu) then device trace records are written for this device. If this function changes the setting of the device's trace flag then a trace record is written to indicate this (unlike using the low-level pch_devib_set_traced() function).

11.6.4.12 pch_cus_uartcu_configure()

```
void pch_cus_uartcu_configure (
    pch_cuaddr_t cu,
    uart_inst_t * uart,
    pch_uartchan_config_t * cfg)
```

Configure a UART control unit.

Configure the hardware UART instance `uart` as a channel from CU `cua` to the CSS. This will initialise the UART. It must be connected to the CSS using the same baud rate as this CU configures with `cfg`. The hardware flow control pins, CTS and RTS *MUST* be enabled and connected between CU and CSS. Use `pch_uartchan_get_default_config()` to obtain a default value for `cfg` and only make changes you need. You may well want to change baudrate. For `ctrl`, the only bits you may want to change are `SNIFF_EN` and `HIGH_PRIORITY`.

11.6.4.13 pch_dev_receive_then()

```
int pch_dev_receive_then (
    pch_devib_t * devib,
    void * dstaddr,
    uint16_t size,
    int cbindex_opt)
```

Receive data from the CSS.

This, and related variants, is the primary function used to receive data from the CSS from the source address and count specified in a CCW segment with a Write-type command. Before calling this function, the device must have verified that the CSS is expecting to send data, i.e.

- the Start callback must have been called for the device and the device has not since sent an UpdateStatus including ChannelEnd
- and the CCW command must have been Write-Type (the `devib->flags` field must have the `PCH_DEVIB_FLAG_CMD_WRITE` bit set).

If the device requests more data than the CCW segment contains then the amount of data sent to the device will be safely capped at the available amount but additional effects depend on flags set in the CCW and, possibly, the subchannel. A request by the device for more data than is available is an "Incorrect Length Condition" and, unless the channel program has included the `PCH_CCW_FLAG_SLI` ("Suppress Length Indication") flag in the CCW, will cause the channel program to stop any data chaining or command chaining and end (eventually) with a subchannel status field including the `PCH_SCHS_INCORRECT_LENGTH` flag. It is up to the device driver author to be aware of the effects the request counts may have on the channel program and, ideally, use them and document them in a way that allows the channel program author to construct channel programs that can make good use of the additional length checks or have them ignored where appropriate.

The `devib->size` field will have been filled in at Start time with a size that is no more than (and will typically be very close to) the size specified by the CCW segment itself. Following a call to `pch_dev_receive_then()` or its variants, the response from the CSS includes an exact up-to-date count of the remaining available room in the CCW segment and the CU updates the `devib->size` field with this value before invoking the next callback on the device.

Parameters

<code>cu</code>	- the control unit
<code>ua</code>	- the unit address of the device in control unit <code>cu</code>
<code>dstaddr</code>	- the address to receive the data sent by the CSS
<code>size</code>	- the number of data bytes requested - the number of bytes actually received will be at most <code>n</code> but may be strictly less.
<code>cbindex_opt</code>	- before sending, update the callback index in the <code>devib</code> (unless -1 is passed) ready for the next callback to the device, which will happen after the data has been received and the CU has updated the <code>devib->size</code> field with the remaining count of available data bytes.

11.6.4.14 pch_dev_send_then()

```
int pch_dev_send_then (
    pch_devib_t * devib,
    void * srcaddr,
    uint16_t n,
    proto_chop_flags_t flags,
    int cbindex_opt)
```

Sends data to the CSS.

This, and related variants, is the primary function used to send data to the CSS satisfying some or all of a CCW segment with a Read-type command. Before calling this function, the device must have verified that (1) the CSS is expecting data to be sent and (2) the amount of data it sends is no more than the maximum space advertised by the CSS. For (1),

- the Start callback must have been called for the device and the device has not since sent an UpdateStatus including ChannelEnd
- and the CCW command must have been Read-Type (the devib->flags field must have the PCH_DEVIB_← FLAG_CMD_WRITE bit as zero).

For (2), provided (1) holds, the devib->size field will have been filled in at Start time with a size that is no more than (and will typically be very close to) the size specified by the CCW segment itself. However, the size field is not affected by using this or related functions to send data to the CSS (and the field should not be updated in such a way by the device). Use the PROTO_CHOP_FLAG_RESPONSE_REQUIRED flag (see below) if up-to-date and/or exact size information is needed.

Parameters

<i>cu</i>	- the control unit
<i>ua</i>	- the unit address of the device in control unit <i>cu</i>
<i>flags</i>	<ul style="list-style-type: none"> - may contain the following flags: <ul style="list-style-type: none"> • PROTO_CHOP_FLAG_RESPONSE_REQUIRED -request that the CSS send an update (a Room operation) that causes the CU to update the devib->size field with up-to-date and exact information. • PROTO_CHOP_FLAG_END - after sending the data, the CSS will behave as though the device has sent a final device status with no unusual conditions (DeviceEnd ChannelEnd and no other bits set). • PROTO_CHOP_FLAG_SKIP - instead of sending <i>n</i> data bytes down the channel, the CSS will behave as though <i>n</i> bytes of zeroes were sent. If this flag is set, srcaddr is ignored.
<i>srcaddr</i>	- the address of the data to be sent (ignored if flags contains PROTO_CHOP_FLAG_SKIP)
<i>n</i>	- the number of data bytes to send

Parameters

<i>cbindex_opt</i>	<p>- before sending, update the callback index in the devib (unless -1 is passed) ready for the next callback to the device. The event that will cause the next callback depends on the flags:</p> <ul style="list-style-type: none"> • PROTO_CHOP_FLAG_RESPONSE_REQUIRED - the callback will happen after the CSS has replied with its Room operation and the CU has updated the <code>devib->size</code> field with an up-to-date and exact size. • PROTO_CHOP_FLAG_END - the next callback will be when the next CCW is processed causing a Start to the device (whether a CCW command-chained from the previous channel program or a new channel program - the difference is not visible to the device). • any other combination - the callback will happen as soon as the CU has completed sending the command+data to the CSS meaning that the device can invoke further API calls if it wishes. Whether any new API calls will cause commands to be sent to the CSS immediately depends on whether any other devices have commands that are being sent or are pending ahead of new requests from this device.
--------------------	--

11.6.4.15 pch_dev_send_zeroes_then()

```
int pch_dev_send_zeroes_then (
    pch_devib_t * devib,
    uint16_t n,
    proto_chop_flags_t flags,
    int cbindex_opt)
```

Sends zeroes to the CSS.

Convenience function that calls `pch_dev_send_then` with a `flags` field that ORs in `PROTO_CHOP_FLAG_SKIP` and an (ignored) `srcaddr` of 0.

11.6.4.16 pch_dev_set_callback()

```
int pch_dev_set_callback (
    pch_devib_t * devib,
    int cbindex_opt)
```

Set callback for device.

Sets, changes or unsets the callback function that the CU invokes when action is needed from the device.

Parameters

<i>cu</i>	the CU to which the device belongs
<i>ua</i>	the unit address of the device within its CU

Parameters

<code>cbindex_opt</code>	either a callback index (<code>pch_devib_callback_t</code>) of a callback function registered with <code>pch_register_devib_callback</code> or one of the following special values: <ul style="list-style-type: none"> • <code>PCH_DEVIB_CALLBACK_DEFAULT</code> - any attempt by the CSS to start a channel program for this device will result in the CU responding on its behalf with a final device status (ChannelEnd DeviceEnd) with UnitCheck set and a sense code set with CommandReject with additional code <code>EINVALDEV</code>. Any attempt to callback the device at any other point in its lifecycle will result in the CU responding on its behalf with a final device status (ChannelEnd DeviceEnd) with UnitCheck set and a sense code set with ProtoError, an additional code of the requested operation and ASC and ASCQ containing the bytes <code>p0</code> and <code>p1</code>, respectively, of the operation packet payload. • <code>PCH_DEVIB_CALLBACK_NOOP</code> - any attempt to callback this device will be silently ignored. For this to be at all useful, the device must be specially written to determine any actions needed of it independently of the usual CU-to-device communication mechanisms. • <code>-1</code> - the device callback is not changed
--------------------------	--

11.6.4.17 `pch_devib_prepare_callback()`

```
void pch_devib_prepare_callback (
    pch_devib_t * devib,
    pch_cbindex_t cbindex) [inline], [static]
```

Low-level API to update `devib->cbindex`.

The `cbindex` field determines the callback that the CU will invoke the next time an event happens that needs handling by the device. For a Debug build, asserts if `cbindex` is invalid (out of range or unregistered).

Typically, device driver authors should use the higher-level `pch_dev_` API rather than this low-level API.

11.6.4.18 `pch_devib_prepare_count()`

```
void pch_devib_prepare_count (
    pch_devib_t * devib,
    uint16_t count) [inline], [static]
```

Low-level API to update `devib->payload` with a `count` field.

The payload of a RequestRead or Data channel operation command provides the count of data bytes that are requested from the channel or are to be sent to the channel.

Typically, device driver authors should use the higher-level `pch_dev_` API rather than this low-level API.

11.6.4.19 `pch_devib_prepare_read_data()`

```
void pch_devib_prepare_read_data (
    pch_devib_t * devib,
    void * dstaddr,
    uint16_t size) [inline], [static]
```

Low-level API to prepare a RequestRead channel operation command for a device.

Uses `pch_devib_prepare_count` to set the count of bytes that are to be requested, sets the destination address for the bytes and sets the channel operation command to be `PROTO_CHOP_REQUEST_READ`.

For a Debug build, asserts if the device has not received a Start operation.

Typically, device driver authors should use the higher-level `pch_dev_` API rather than this low-level API.

11.6.4.20 pch_devib_prepare_update_status()

```
void pch_devib_prepare_update_status (
    pch_devib_t * devib,
    uint8_t devs,
    void * dstaddr,
    uint16_t size)
```

Low-level API to prepare an UpdateStatus channel operation command for a device.

Sets the channel operation command to be PROTO_CHOP_UPDATE_STATUS. Sets the device status (devs) in the payload. If it's either an unsolicited status (neither ChannelEnd nor DeviceEnd set) or it's end-of-channel-program (both ChannelEnd and DeviceEnd set) then it also sets the devib addr field to dstaddr, the size field to field and encodes the (16-bit) size as an 8-bit "bsize" value within the payload. A non-zero value of the size advertises to the CSS the buffer and length to which the next CCW Write-type command can immediately send data during Start.

For a Debug build, asserts if the device has not received a Start operation.

Typically, device driver authors should use the higher-level pch_dev_ API rather than this low-level API.

11.6.4.21 pch_devib_prepare_write_data()

```
void pch_devib_prepare_write_data (
    pch_devib_t * devib,
    void * srcaddr,
    uint16_t n,
    proto_chop_flags_t flags) [inline], [static]
```

Low-level API to prepare a Data channel operation command for a device.

Uses pch_devib_prepare_count to set the count of bytes to be written, sets the source address for the bytes and sets the channel operation command to be PROTO_CHOP_DATA along with any provided flags.

For a Debug build, asserts if the device has not received a Start operation.

Typically, device driver authors should use the higher-level pch_dev_ API rather than this low-level API.

11.6.4.22 pch_devib_prepare_write_zeroes()

```
void pch_devib_prepare_write_zeroes (
    pch_devib_t * devib,
    uint16_t n,
    proto_chop_flags_t flags) [inline], [static]
```

Low-level API to prepare a Data channel operation command for a device that will implicitly send zeroes.

Uses pch_devib_prepare_count to set the count of zero bytes to be written and sets the channel operation command to be PROTO_CHOP_DATA together with the PROTO_CHOP_FLAG_SKIP flag that means that the CU does not have to send any actual data bytes down the channel and causes the CSS to write zero bytes itself directly to the CCW's destination address.

For a Debug build, asserts if the device has not received a Start operation.

Typically, device driver authors should use the higher-level pch_dev_ API rather than this low-level API.

11.6.4.23 pch_get_cu()

```
pch_cu_t * pch_get_cu (
    pch_cuaddr_t cua) [inline], [static]
```

Get the CU for a given control unit address.

For a Debug build, asserts when cua exceeds the (compile-time defined) number of CUs, PCH_NUM_CUS, or if the CU has not been initialised with pch_cu_init.

11.6.4.24 pch_get_devib()

```
pch_devib_t * pch_get_devib (
    pch_cu_t * cu,
    pch_unit_addr_t ua) [inline], [static]
```

Look up the `pch_devib_t` of a device from its CU and unit address.

This is a direct array member dereference into the devibs array in the CU. There is no checking that ua is in range.

11.6.4.25 pch_register_devib_callback()

```
void pch_register_devib_callback (
    pch_cbindex_t n,
    pch_devib_callback_t cbfunc,
    void * cbctx)
```

Registers a device callback function and associated context pointer at a specific index.

For a Debug build, asserts if n is out of range in the global array of callbacks or if the callback index is already registered.

11.6.4.26 pch_register_unused_devib_callback()

```
pch_cbindex_t pch_register_unused_devib_callback (
    pch_devib_callback_t cbfunc,
    void * cbctx)
```

Registers a device callback function at an unused index.

Panics if no more unused indices are available in the global array of callbacks. This performs a simple linear iteration of the array to find the first unused slot so is not intended to be used at performance sensitive times.

Returns

The allocated callback index number

11.7 picochan_hldev

A higher level API for implementing devices on a CU.

Data Structures

- struct `pch_hldev_config`
`pch_hldev_config_t` represents a range of devices on a CU that is to be used with the hldev API.
- struct `pch_hldev`
`pch_hldev_t` represents a device controlled by the hldev API.

TypeDefs

- typedef `pch_hldev_t *(* pch_hldev_getter_t) (pch_hldev_config_t *hdcfg, int i)`
Driver-provided `pch_hldev_t` lookup callback.
- typedef struct `pch_hldev_config pch_hldev_config_t`
`pch_hldev_config_t` represents a range of devices on a CU that is to be used with the hldev API.
- typedef struct `pch_hldev pch_hldev_t`
`pch_hldev_t` represents a device controlled by the hldev API.

Functions

- static `pch_cu_t * pch_hldev_config_get_cu (pch_hldev_config_t *hdcfg)`
Convenience inline function to return the CU of the hdcfg.
- static int `pch_hldev_get_index (pch_devib_t *devib)`
Look up the index number of this device within the dev_range of its owning `pch_hldev_config_t`.
- static int `pch_hldev_get_index_required (pch_devib_t *devib)`
Look up the index number of this device within the dev_range of its owning `pch_hldev_config_t`.
- static `pch_hldev_t * pch_hldev_get (pch_devib_t *devib)`
Look up the `pch_hldev_t` corresponding to device devib.
- static `pch_hldev_t * pch_hldev_get_required (pch_devib_t *devib)`
Look up the `pch_hldev_t` corresponding to device devib.
- void `pch_hldev_receive_then (pch_devib_t *devib, void *dstaddr, uint16_t size, pch_devib_callback_t callback)`
Receive data offered by the current (Write-type) CCW and write it to dstaddr.
- void `pch_hldev_receive (pch_devib_t *devib, void *dstaddr, uint16_t size)`
Receive data offered by the current (Write-type) CCW and write it to dstaddr.
- void `pch_hldev_send_then (pch_devib_t *devib, void *srcaddr, uint16_t size, pch_devib_callback_t callback)`
Reads data from srcaddr and sends it the current (Read-type) CCW.
- void `pch_hldev_send_final (pch_devib_t *devib, void *srcaddr, uint16_t size)`
Calls `pch_hldev_send()` then `pch_hldev_end_ok()`.
- void `pch_hldev_send (pch_devib_t *devib, void *srcaddr, uint16_t size)`
Reads data from srcaddr and sends it the current (Read-type) CCW.
- void `pch_hldev_end (pch_devib_t *devib, uint8_t extra_devs, pch_dev_sense_t sense)`
Ends the current channel program.
- void `pch_hldev_end_ok (pch_devib_t *devib)`
Ends the current channel program with normal status.
- void `pch_hldev_terminate_string (pch_devib_t *devib)`
Appends a \0 to the buffer of the hldev of devib.
- void `pch_hldev_terminate_string_end_ok (pch_devib_t *devib)`
Does `pch_hldev_terminate_string()` then `pch_hldev_end_ok()`.
- void `pch_hldev_receive_buffer_final (pch_devib_t *devib, void *dstaddr, uint16_t size)`
Does `pch_hldev_receive()` then `pch_hldev_end_ok()`.
- void `pch_hldev_receive_string_final (pch_devib_t *devib, void *dstaddr, uint16_t len)`

- Does `pch_hldev_receive()` then `pch_hldev_terminate_string_end_ok()`.
- static void `pch_hldev_end_ok_sense` (`pch_devib_t` *`devib`, `pch_dev_sense_t` `sense`)
Ends the current channel program with normal status and sets the sense code.
- static void `pch_hldev_end_reject` (`pch_devib_t` *`devib`, `uint8_t` `code`)
Ends the current channel program with a Command Reject error.
- static void `pch_hldev_end_exception_sense` (`pch_devib_t` *`devib`, `pch_dev_sense_t` `sense`)
Ends the current channel program with UnitException and sets an explicit sense.
- static void `pch_hldev_end_exception` (`pch_devib_t` *`devib`)
Ends the current channel program with UnitException and no sense information.
- static void `pch_hldev_end_intervention` (`pch_devib_t` *`devib`, `uint8_t` `code`)
Ends the current channel program with an InterventionRequired error.
- static void `pch_hldev_end_equipment_check` (`pch_devib_t` *`devib`, `uint8_t` `code`)
Ends the current channel program with an EquipmentCheck error.
- static void `pch_hldev_end_stopped` (`pch_devib_t` *`devib`)
Ends the current channel program, acknowledging a Halt signal from the CSS.
- void `pch_hldev_config_init` (`pch_hldev_config_t` *`hdcfg`, `pch_cu_t` *`cu`, `pch_unit_addr_t` `first_ue`, `uint16_t` `num_devices`)
Initialises hldev API use for a range of devices on a CU.

11.7.1 Detailed Description

A higher level API for implementing devices on a CU.

For example,

```

typedef struct my_dev {
    pch_hldev_t          hldev; // must be first
    foo_t                foo; // my device-specific fields
} my_dev_t;

typedef struct my_cu_config {
    pch_hldev_config_t   hldev_config; // must be first
    bar_t                bar; // my_cu-specific fields
    my_dev_t             mydevs[NUM_MYDEVS];
} my_cu_config_t;

static pch_hldev_t *my_get_hldev(pch_hldev_config_t *hdcfg, int i) {
    my_cu_config_t *cfg = (my_cu_config_t *)hdcfg;
    return &cfg->mydevs[i].hldev;
}

void my_start(pch_devib_t *devib) {
    // if you only need the pch_hldev...
    pch_hldev_t hd = pch_hldev_get(devib);
    // ...or if you need your extra device fields...
    my_dev_t md = (my_dev_t *)pch_hldev_get(devib);
    // do something to process CCW command hd->ccwcmd
    // using pch_hldev_send...(devib, ...) to send data to
    // a Read-type CCW or pch_hldev_receive...(devib, ...) to
    // to receive data from a Write-type CCW. End the channel
    // program with pch_hldev_end...(devib, ...).
}

my_cu_config_t the_my_cu_config = {
    .hldev_config = {
        .get_hldev = my_get_hldev,
        .start = my_start_callback
    }
};

pch_unit_addr_t my_cu_init(pch_cu_t *cu, pch_unit_addr_t first_ue, uint16_t num_devices) {
    pch_hldev_config_init(&the_my_cu_config.hldev_config, cu, first_ue, num_devices);
    return first_ue + num_devices;
}

```

11.7.2 Typedef Documentation

11.7.2.1 pch_hldev_config_t

```
typedef struct pch_hldev_config pch_hldev_config_t
```

[pch_hldev_config_t](#) represents a range of devices on a CU that is to be used with the hldev API.

Fill in get_hldev and start (and, optionally, signal) and call [pch_hldev_config_init\(\)](#) to register a range of devices for a CU.

11.7.2.2 pch_hldev_getter_t

```
typedef pch_hldev_t *(* pch_hldev_getter_t) (pch_hldev_config_t *hdcfg, int i)
```

Driver-provided [pch_hldev_t](#) lookup callback.

This is the type used by the get_hldev field of [pch_hldev_config_t](#). It is a driver-provided function called by the hldev subsystem which must return a pointer to the [pch_hldev_t](#) corresponding to the device with index i (not the devib with unit address i) within the hdcfg device range.

11.7.2.3 pch_hldev_t

```
typedef struct pch_hldev pch_hldev_t
```

[pch_hldev_t](#) represents a device controlled by the hldev API.

The get_hldev callback function in the [pch_hldev_config_t](#), hdcfg, must locate the appropriate [pch_hldev_t](#) given its index number within the dev_range of hdcfg. Typically, this is simply by indexing into a pre-defined array of structs, each of which starts with (or, in the most simple case, is) a [pch_hldev_t](#).

11.7.3 Function Documentation

11.7.3.1 pch_hldev_config_init()

```
void pch_hldev_config_init (
    pch_hldev_config_t * hdcfg,
    pch_cu_t * cu,
    pch_unit_addr_t first_ua,
    uint16_t num_devices)
```

Initialises hldev API use for a range of devices on a CU.

After filling in get_hldev and start (and, optionally, signal) in hdcfg, call [pch_hldev_config_init\(\)](#) to register for the hldev API the range of num_devices on CU cu starting with unit address first_ua. After calling this function, channel programs started from the CSS which address a devib belonging to hdcfg cause:

- hldev to look up the device's [pch_hldev_t](#) by calling your hdcfg->start function.
- (re)sets the [pch_hldev_t](#) so that
 - its callback is your hdcfg->start function

- its ccwcmd is the CCW command
- calls your start callback to begin processing.

Your processing can use the [pch_hldev_receive\(\)](#) family functions zero or more times (for a Write-type CCW) to receive data or the [pch_hldev_send\(\)](#) family functions zero or more times (for a Read-Type CCW) to send data. When your processing has finished (whether or not you have received/sent all data available), you call one of the [pch_hldev_end\(\)](#) family functions to end the channel program. This then resets the [pch_hldev_t](#) ready to start a new channel program for the device.

The underlying CSS and CU support having a device at channel-program-end time advertising a buffer that the CSS can use to write data to immediately during a start of a Write-type CCW but hldev does not yet provide an API for that.

11.7.3.2 pch_hldev_end()

```
void pch_hldev_end (
    pch_devib_t * devib,
    uint8_t extra_devs,
    pch_dev_sense_t sense)
```

Ends the current channel program.

Sends an UpdateStatus channel operation to the CSS to end the current channel program. The device status sent always includes ChannelEnd|DeviceEnd (which is what ends the channel program) and will also set any additional flags given in extra_devs. sense is written to the sense field of the devib so that is available to satisfy a PCH_← CCW_CMD_SENSE CCW with no neeed to bother the device driver.

11.7.3.3 pch_hldev_end_equipment_check()

```
void pch_hldev_end_equipment_check (
    pch_devib_t * devib,
    uint8_t code) [inline], [static]
```

Ends the current channel program with an EquipmentCheck error.

Does [pch_hldev_end\(\)](#), setting UnitCheck in the device status and EquipmentCheck in the sense.

11.7.3.4 pch_hldev_end_exception()

```
void pch_hldev_end_exception (
    pch_devib_t * devib) [inline], [static]
```

Ends the current channel program with UnitException and no sense information.

Does [pch_hldev_end_exception_sense\(\)](#), passing PCH_DEV_SENSE_NONE as the sense information.

11.7.3.5 pch_hldev_end_exception_sense()

```
void pch_hldev_end_exception_sense (
    pch_devib_t * devib,
    pch_dev_sense_t sense) [inline], [static]
```

Ends the current channel program with UnitException and sets an explicit sense.

Does [pch_hldev_end\(\)](#), passing device status with the UnitException flag sent and setting the given sense. A UnitException is not an error but causes the channel program to end without command chaining. The intent for UnitException for mainframe channel programs is that a given device only has a single meaning for UnitException.

11.7.3.6 pch_hldev_end_intervention()

```
void pch_hldev_end_intervention (
    pch_devib_t * devib,
    uint8_t code) [inline], [static]
```

Ends the current channel program with an InterventionRequired error.

Does [pch_hldev_end\(\)](#), setting UnitCheck in the device status and InterventionRequired in the sense.

11.7.3.7 pch_hldev_end_ok()

```
void pch_hldev_end_ok (
    pch_devib_t * devib)
```

Ends the current channel program with normal status.

Does the same as [pch_hldev_end\(\)](#), passing 0 as extra_devs and PCH_DEV_SENSE_NONE (zeroes) as the sense.

11.7.3.8 pch_hldev_end_ok_sense()

```
void pch_hldev_end_ok_sense (
    pch_devib_t * devib,
    pch_dev_sense_t sense) [inline], [static]
```

Ends the current channel program with normal status and sets the sense code.

Does [pch_hldev_end\(\)](#), passing 0 as the extra_devs.

11.7.3.9 pch_hldev_end_reject()

```
void pch_hldev_end_reject (
    pch_devib_t * devib,
    uint8_t code) [inline], [static]
```

Ends the current channel program with a Command Reject error.

Does [pch_hldev_end\(\)](#), passing device status as an error where UnitCheck set and an associated sense of CommandReject with sense code code. This error signifies that the CCW command was invalid or that, for a Write-type CCW, data that it sent was invalid.

11.7.3.10 pch_hldev_end_stopped()

```
void pch_hldev_end_stopped (
    pch_devib_t * devib) [inline], [static]
```

Ends the current channel program, acknowledging a Halt signal from the CSS.

Does [pch_hldev_end\(\)](#), passing a normal device status and setting a sense with the Cancel flag set.

11.7.3.11 pch_hldev_get()

```
pch_hldev_t * pch_hldev_get (
    pch_devib_t * devib) [inline], [static]
```

Look up the [pch_hldev_t](#) corresponding to device devib.

devib must be owned by a [pch_hldev_config_t](#). Returns NULL if the devib is not in the range (shouldn't happen).

11.7.3.12 pch_hldev_get_index()

```
int pch_hldev_get_index (
    pch_devib_t * devib) [inline], [static]
```

Look up the index number of this device within the dev_range of its owning [pch_hldev_config_t](#).

devib must be owned by a [pch_hldev_config_t](#). Returns a -1 if the devib is not in the range (shouldn't happen).

11.7.3.13 pch_hldev_get_index_required()

```
int pch_hldev_get_index_required (
    pch_devib_t * devib) [inline], [static]
```

Look up the index number of this device within the dev_range of its owning [pch_hldev_config_t](#).

devib must be owned by a [pch_hldev_config_t](#). panics if the devib is not in the range (shouldn't happen).

11.7.3.14 pch_hldev_get_required()

```
pch_hldev_t * pch_hldev_get_required (
    pch_devib_t * devib) [inline], [static]
```

Look up the [pch_hldev_t](#) corresponding to device devib.

devib must be owned by a [pch_hldev_config_t](#). Panics if the devib is not in the range (shouldn't happen).

11.7.3.15 pch_hldev_receive()

```
void pch_hldev_receive (
    pch_devib_t * devib,
    void * dstaddr,
    uint16_t size)
```

Receive data offered by the current (Write-type) CCW and write it to dstaddr.

Does the same as [pch_hldev_receive_then\(\)](#), passing NULL as the callback argument so that the current callback is not changed.

11.7.3.16 pch_hldev_receive_buffer_final()

```
void pch_hldev_receive_buffer_final (
    pch_devib_t * devib,
    void * dstaddr,
    uint16_t size)
```

Does [pch_hldev_receive\(\)](#) then [pch_hldev_end_ok\(\)](#).

Receives data into the hldev's buffer then ends the channel program with normal status with no further callbacks needed.

11.7.3.17 pch_hldev_receive_string_final()

```
void pch_hldev_receive_string_final (
    pch_devib_t * devib,
    void * dstaddr,
    uint16_t len)
```

Does [pch_hldev_receive\(\)](#) then [pch_hldev_terminate_string_end_ok\(\)](#).

Receives data into the hldev's buffer, appends a trailing \0 then ends the channel program with normal status with no further callbacks needed.

11.7.3.18 pch_hldev_receive_then()

```
void pch_hldev_receive_then (
    pch_devib_t * devib,
    void * dstaddr,
    uint16_t size,
    pch_devib_callback_t callback)
```

Receive data offered by the current (Write-type) CCW and write it to dstaddr.

hldev requests as much data as possible up to size bytes, issuing multiple ReadRequest channel operations if needed as the CSS chains through any additional data-chained buffer segments. The receive stops when either size bytes are received or the CSS has no more bytes to provide, either because all chained segments offered are exhausted or because a Halt Subchannel has stopped the channel program. Afterwards, the hldev's current callback is replaced with callback (if non-NULL) and the (potentially updated) callback is called. The actual number of bytes received and written to dstaddr is available in the count field of the [pch_hldev_t](#). If no more data is available to be received, with count either less than or equal to count, then the [pch_hldev_t](#) flags field has PCH_HLDEV_FLAG_EOF set.

11.7.3.19 pch_hldev_send()

```
void pch_hldev_send (
    pch_devib_t * devib,
    void * srcaddr,
    uint16_t size)
```

Reads data from srcaddr and sends it the current (Read-type) CCW.

Does the same as [pch_hldev_send_then\(\)](#), passing NULL as the callback argument so that the current callback is not changed.

11.7.3.20 pch_hldev_send_then()

```
void pch_hldev_send_then (
    pch_devib_t * devib,
    void * srcaddr,
    uint16_t size,
    pch_devib_callback_t callback)
```

Reads data from srcaddr and sends it the current (Read-type) CCW.

hldev sends as much data as possible up to size bytes, issuing multiple Data channel operations if needed as the CSS chains through any additional data-chained buffer segments. The send stops when either size bytes have been sent or the CSS has no more space to offer because all chained segments have been exhausted. Afterwards, the hldev's current callback is replaced with callback (if non-NULL) and the (potentially updated) callback is called. The actual number of bytes sent from srcaddr is available in the count field of the [pch_hldev_t](#).

11.7.3.21 pch_hldev_terminate_string()

```
void pch_hldev_terminate_string (
    pch_devib_t * devib)
```

Appends a \0 to the buffer of the hldev of devib.

Looks up the [pch_hldev_t](#) of devib, writes a \0 to its addr pointer field and increments its count field. Intended to be used as a convenience function during a callback in a Read-Type channel program where [pch_hldev_receive_then\(\)](#) has been called to receive counted data bytes but NUL-termination is wanted.

11.7.3.22 pch_hldev_terminate_string_end_ok()

```
void pch_hldev_terminate_string_end_ok (
    pch_devib_t * devib)
```

Does [pch_hldev_terminate_string\(\)](#) then [pch_hldev_end_ok\(\)](#).

Intended to be used as the callback argument of a [pch_hldev_receive_then\(\)](#) so that, after receiving as many bytes as possible, hldev terminates the resulting buffer with a \0 (for which the caller is responsible for ensuring room is available) and then ending the channel program with no further callbacks needed.

Chapter 12

Data Structure Documentation

12.1 addr_count Struct Reference

Data Fields

- `uint32_t addr`
- `uint16_t count`
- `bool discard`

The documentation for this struct was generated from the following file:

- `css/rx_handle.c`

12.2 css Struct Reference

struct `css` is a channel subsystem (CSS)

```
#include <css_internal.h>
```

Data Fields

- `schib_dlist_t isc_dlists [8]`
- `io_callback_t io_callback`
- `bool dma_irq_configured`
- `bool pio_irq_configured [NUM_PIO_IRQS]`
- `int16_t io_irqnum`
-1 or IRQ raised for schib notify
- `int16_t func_irqnum`
raised by API to schedule schib function
- `uint8_t isc_enable_mask`
- `uint8_t isc_status_mask`
- `pch_irq_index_t irq_index`
completions raise IRQ with this irq_index
- `int8_t core_num`
- `pch_sid_t next_sid`
starting SID for next pch_chp_claim
- `pch_trc_bufferset_t trace_bs`
- `pch_chp_t chps [4]`
- `pch_schib_t schibs [32]`

12.2.1 Detailed Description

struct css is a channel subsystem (CSS)

It is intended to be a singleton and is just a convenience for gathering together the global variables associated with the CSS.

The documentation for this struct was generated from the following file:

- [css/css_internal.h](#)

12.3 dmachan_1way_config Struct Reference

Data Fields

- `uint32_t addr`
- `dma_channel_config ctrl`
- `pch_dmaid_t dmaid`
- `pch_irq_index_t dmairqix`

The documentation for this struct was generated from the following file:

- [base/dmachan/dmachan_internal.h](#)

12.4 dmachan_cmd Union Reference

Data Fields

- `unsigned char buf [4]`
- `uint32_t raw`

The documentation for this union was generated from the following file:

- [base/include/picochan/dmachan.h](#)

12.5 dmachan_config Struct Reference

Data Fields

- [dmachan_1way_config_t tx](#)
- [dmachan_1way_config_t rx](#)

The documentation for this struct was generated from the following file:

- [base/dmachan/dmachan_internal.h](#)

12.6 dmachan_link Struct Reference

Data Fields

- `dmachan_cmd_t cmd`
- `pch_trc_bufferset_t * bs`
- `pch_dmaid_t dmaid`
- `pch_irq_index_t irq_index`
- `bool complete`
- `bool resetting`

The documentation for this struct was generated from the following file:

- `base/include/picochan/dmachan.h`

12.7 dmachan_mem_rx_channel_data Struct Reference

Data Fields

- `dmachan_tx_channel_t * tx_peer`
- `dmachan_mem_dst_state_t dst_state`

The documentation for this struct was generated from the following file:

- `base/include/picochan/dmachan.h`

12.8 dmachan_mem_tx_channel_data Struct Reference

Data Fields

- `dmachan_rx_channel_t * rx_peer`
- `dmachan_mem_src_state_t src_state`

The documentation for this struct was generated from the following file:

- `base/include/picochan/dmachan.h`

12.9 dmachan_pio_rx_channel_data Struct Reference

Data Fields

- PIO `pio`
- uint `sm`

The documentation for this struct was generated from the following file:

- `base/include/picochan/dmachan.h`

12.10 dmachan_pio_tx_channel_data Struct Reference

Data Fields

- PIO **pio**
- uint **sm**

The documentation for this struct was generated from the following file:

- base/include/picochan/dmachan.h

12.11 dmachan_rx_channel Struct Reference

Data Fields

- [dmachan_link_t](#) **link**
- const [dmachan_rx_channel_ops_t](#) * **ops**
- uint32_t **srcaddr**
- [dma_channel_config](#) **ctrl**
- [dmachan_rx_channel_data_t](#) **u**

The documentation for this struct was generated from the following file:

- base/include/picochan/dmachan.h

12.12 dmachan_rx_channel_data_t Union Reference

Data Fields

- [dmachan_mem_rx_channel_data_t](#) **mem**
- [dmachan_pio_rx_channel_data_t](#) **pio**

The documentation for this union was generated from the following file:

- base/include/picochan/dmachan.h

12.13 dmachan_rx_channel_ops Struct Reference

Data Fields

- void(* **start_dst_cmdbuf**)([dmachan_rx_channel_t](#) *rx)
- void(* **start_dst_reset**)([dmachan_rx_channel_t](#) *rx)
- void(* **start_dst_data**)([dmachan_rx_channel_t](#) *rx, uint32_t dstaddr, uint32_t count)
- void(* **start_dst_discard**)([dmachan_rx_channel_t](#) *rx, uint32_t count)
- void(* **prep_dst_data_src_zeroes**)([dmachan_rx_channel_t](#) *rx, uint32_t dstaddr, uint32_t count)
- dmachan_irq_state_t(* **handle_rx_irq**)([dmachan_rx_channel_t](#) *rx)

The documentation for this struct was generated from the following file:

- base/include/picochan/dmachan.h

12.14 dmachan_tx_channel Struct Reference

Data Fields

- `dmachan_link_t link`
- `const dmachan_tx_channel_ops_t * ops`
- `dmachan_tx_channel_data_t u`

The documentation for this struct was generated from the following file:

- `base/include/picochan/dmachan.h`

12.15 dmachan_tx_channel_data_t Union Reference

Data Fields

- `dmachan_mem_tx_channel_data_t mem`
- `dmachan_pio_tx_channel_data_t pio`

The documentation for this union was generated from the following file:

- `base/include/picochan/dmachan.h`

12.16 dmachan_tx_channel_ops Struct Reference

Data Fields

- `void(* start_src_cmdbuf)(dmachan_tx_channel_t *tx)`
- `void(* write_src_reset)(dmachan_tx_channel_t *tx)`
- `void(* start_src_data)(dmachan_tx_channel_t *tx, uint32_t srcaddr, uint32_t count)`
- `dmachan_irq_state_t(* handle_tx_dma_irq)(dmachan_tx_channel_t *tx)`
- `bool(* handle_tx_pio_irq)(dmachan_tx_channel_t *tx, uint irqnum)`

The documentation for this struct was generated from the following file:

- `base/include/picochan/dmachan.h`

12.17 irq_index_config Struct Reference

Data Fields

- `irq_index_config_state_t state`
- `uint8_t core_num`
- `bool dma_irq_configured`
- `bool pio_irq_configured [NUM_PIOS]`

The documentation for this struct was generated from the following file:

- `cu/irq.c`

12.18 pch_bsiz Struct Reference

an 8-bit structure whose value encodes a 16-bit value for use as a count of bytes in a typical picochan buffer or transfer request

```
#include <bsize.h>
```

Data Fields

- `uint8_t esize`

12.18.1 Detailed Description

an 8-bit structure whose value encodes a 16-bit value for use as a count of bytes in a typical picochan buffer or transfer request

The 8-bit encoding is wrapped as a structure to provide type clarity (even if not full type safety is not possible) when being passed around via the API and stored.

The encoding is not 1-1 (of course) but the decoding of the value obtained by encoding n is always less than or equal to n and "close" when n is a size typically used as a buffer size for workloads using picochan.

The encoding/decoding is exact for the following values:

- $1 \times [0, 63] \rightarrow 0, 1, 2, \dots, 63$
- $2 \times [32, 95] \rightarrow 64, 66, 68, \dots, 190$
- $8 \times [24, 87] \rightarrow 192, 200, 208, \dots, 696$
- $64 \times [11, 74] \rightarrow 704, 768, 832, \dots, 4736$

The documentation for this struct was generated from the following file:

- base/include/picochan/[bsize.h](#)

12.19 pch_bsizex Struct Reference

a `pch_bsiz` together with a flag intended to indicate whether the bsiz encoded the original size exactly.

```
#include <bsize.h>
```

Data Fields

- `uint8_t exact`
- `pch_bsiz_t bsiz`

12.19.1 Detailed Description

a [pch_bsize](#) together with a flag intended to indicate whether the bsize encoded the original size exactly.

The flag is the low bit of the exact field. It is defined as a `uint8_t` rather than a `bool` to make its position clearer in any stored value of the structure.

The documentation for this struct was generated from the following file:

- `base/include/picochan/bsize.h`

12.20 pch_ccw Struct Reference

I/O Channel-Command Word (CCW)

```
#include <ccw.h>
```

Data Fields

- `uint8_t cmd`
- [pch_ccw_flags_t flags](#)
- `uint16_t count`
- `uint32_t addr`

12.20.1 Detailed Description

I/O Channel-Command Word (CCW)

[pch_ccw_t](#) is an architected 8-byte control block that must be 4-byte aligned. When marshalling/unmarshalling a CCW, unlike the original architected Format-1 CCW which was implicitly big-endian, the count and addr fields here are treated as native-endian and so will be little-endian on both ARM and RISC-V (in Pico configurations) and would also be so on x86, for example.

```
CCW +---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+
|     cmd      |     flags      |           count          |
+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+
|                   data address          |
+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+
```

The documentation for this struct was generated from the following file:

- `base/include/picochan/ccw.h`

12.21 pch_channel Struct Reference

Data Fields

- [dmachan_tx_channel_t tx](#)
- [dmachan_rx_channel_t rx](#)
- [uint8_t flags](#)
- [uint8_t id](#)

The documentation for this struct was generated from the following file:

- base/include/picochan/dmachan.h

12.22 pch_chp Struct Reference

[pch_chp_t](#) is the CSS-side representation of a channel path to a control unit.

```
#include <channel.h>
```

Data Fields

- [pch_channel_t channel](#)
- [pch_txsm_t tx_pending](#)
- [pch_sid_t first_sid](#)
- [uint16_t num_devices](#)
- [int16_t rx_data_for_ua](#)
- [uint8_t rx_data_end_ds](#)
- [uint8_t flags](#)
- [uint8_t trace_flags](#)
- [ua_dlist_t ua_func_dlist](#)
- [ua_slist_t ua_response_slist](#)

12.22.1 Detailed Description

[pch_chp_t](#) is the CSS-side representation of a channel path to a control unit.

The application API usually refers to these by a channel path id (CHPID) which indexes into the global array CSS.chps and so does not really need to care about the details of this struct. Currently, a channel only connects to a single control unit so the [pch_chp_t](#) is effectively a CSS-side "peer" object of the dev-side CU, [pch_cu_t](#).

The documentation for this struct was generated from the following file:

- css/channel.h

12.23 pch_cu Struct Reference

[pch_cu_t](#) is a Control Unit (CU)

```
#include <cu.h>
```

Data Fields

- `async_context_t * async_context`
- `async_when_pending_worker_t worker`
- `pch_channel_t channel`
`channel connected to the CSS`
- `pch_devib_list_t tx_list`
`ua list of devibs with tx pending`
- `pch_devib_list_t cb_list`
`ua list of devibs with callback pending`
- `pch_txsm_t tx_pending`
- `int16_t rx_active`
`active ua for rx data to dev or -1 if none`
- `uint16_t num_devibs`
- `pch_irq_index_t irq_index`
`completions raise irqs with irq_index, -1 before configuration`
- `pch_cuaddr_t cuaddr`
- `uint8_t flags`
- `pch_devib_t devibs []`
`Flexible Array Member (FAM) of size num_devibs.`

12.23.1 Detailed Description

`pch_cu_t` is a Control Unit (CU)

The struct starts with a fixed-size metadata section with state and communication information about its devices and channel to the CSS. Immediately following that (ignoring internal padding) is an array of `pch_devib_t` structures, one for each device on the CU. The size of that array is held in the `num_devibs` field of the `pch_cu_t` which is set at the time `pch_cu_init` is called and cannot be changed afterwards. The allocation of memory for a `pch_cu_t`, whether static or dynamic, is the responsibility of the application before calling `pch_cu_init`.

The alignment of `pch_cu_t` is enforced to be `PCH CU ALIGN` which is calculated at compile-time as `PCH_MAX↔_DEVIBS_PER_CU` multiplied by the smallest power of 2 greater than or equal to `sizeof(pch_devib_t)`. This allows address arithmetic and bit masking to determine the unit address and owning `pch_cu_t` of a devib. `PCH_MAX↔_DEVIBS_PER_CU`, a preprocessor symbol, can be defined as any compile-time constant between 1 and 256, defaulting to 32. `sizeof(pch_devib_t)` is currently 16 so for the default `PCH_MAX_DEVIBS_PER_CU`, `alignof(pch_cu_t)` is 512. With the maximum `PCH_MAX_DEVIBS_PER_CU` of 256, `alignof(pch_cu_t)` is 4096. Each individual `pch_cu_t` may be allocated at either compile-time or runtime with a smaller numbers of devibs than `PCH_MAX↔_DEVIBS_PER_CU` but the alignment as calculated above is still required.

12.23.2 Field Documentation

12.23.2.1 num_devibs

```
uint16_t pch_cu::num_devibs
```

[0, 256]

The documentation for this struct was generated from the following file:

- cu/include/picochan/cu.h

12.24 pch_dev_range Struct Reference

Data Fields

- `pch_cu_t * cu`
- `uint16_t num_devices`
- `pch_unit_addr_t first_ua`
- `uint8_t flags`

The documentation for this struct was generated from the following file:

- cu/include/picochan/cu.h

12.25 pch_dev_sense Struct Reference

The device sense structure by which a device can communicate additional error information on request by the CSS.

```
#include <dev_sense.h>
```

Data Fields

- `uint8_t flags`
- `uint8_t code`
- `uint8_t asc`
- `uint8_t ascq`

12.25.1 Detailed Description

The device sense structure by which a device can communicate additional error information on request by the CSS.

The documentation for this struct was generated from the following file:

- cu/include/picochan/dev_sense.h

12.26 pch_devib Struct Reference

`pch_devib_t` represents a device on a CU

```
#include <devib.h>
```

Data Fields

- [pch_unit_addr_t next](#)
next in list cu->tx_head or cu->cb_head (flags distinguishes)
- [pch_cbindex_t cbindex](#)
- [uint16_t size](#)
- [proto_chop_t op](#)
- [uint8_t flags](#)
- [proto_payload_t payload](#)
- [uint32_t addr](#)
- [pch_dev_sense_t sense](#)

12.26.1 Detailed Description

[pch_devib_t](#) represents a device on a CU

```
DEVIB  +-----+-----+-----+-----+-----+-----+-----+
      |       next      |       cbindex     |       size      |
      +-----+-----+-----+-----+-----+-----+-----+
      |       op        |       flags       |       payload    |
      +-----+-----+-----+-----+-----+-----+-----+
      |                   bufaddr                |
      +-----+-----+-----+-----+-----+-----+-----+
      |                   sense                |
      +-----+-----+-----+-----+-----+-----+-----+
```

The documentation for this struct was generated from the following file:

- cu/include/picochan/[devib.h](#)

12.27 pch_devib_callback_info Struct Reference

[pch_devib_callback_info_t](#) is a struct the CU uses for device callback. It holds a function to call (a [pch_devib_callback_t](#)) and a void *context field.

```
#include <devib.h>
```

Data Fields

- [pch_devib_callback_t func](#)
- [void * context](#)

12.27.1 Detailed Description

[pch_devib_callback_info_t](#) is a struct the CU uses for device callback. It holds a function to call (a [pch_devib_callback_t](#)) and a void *context field.

The documentation for this struct was generated from the following file:

- cu/include/picochan/[devib.h](#)

12.28 pch_devib_list Struct Reference

Data Fields

- int16_t **head**
- int16_t **tail**

The documentation for this struct was generated from the following file:

- cu/include/picochan/[devib.h](#)

12.29 pch_hldev Struct Reference

[pch_hldev_t](#) represents a device controlled by the hldev API.

```
#include <hldev.h>
```

Data Fields

- [pch_devib_callback_t](#) **callback**
- **void *** **addr**
- uint16_t **size**
- uint16_t **count**
- uint8_t **state**
- uint8_t **flags**
- uint8_t **ccwcmd**

12.29.1 Detailed Description

[pch_hldev_t](#) represents a device controlled by the hldev API.

The get_hldev callback function in the [pch_hldev_config_t](#), hdcfg, must locate the appropriate [pch_hldev_t](#) given its index number within the dev_range of hdcfg. Typically, this is simply by indexing into a pre-defined array of structs, each of which starts with (or, in the most simple case, is) a [pch_hldev_t](#).

The documentation for this struct was generated from the following file:

- hldev/include/picochan/[hldev.h](#)

12.30 pch_hldev_config Struct Reference

[pch_hldev_config_t](#) represents a range of devices on a CU that is to be used with the hldev API.

```
#include <hldev.h>
```

Data Fields

- `pch_dev_range_t dev_range`
- `pch_hldev_getter_t get_hldev`
- `pch_devib_callback_t start`
- `pch_devib_callback_t signal`

12.30.1 Detailed Description

`pch_hldev_config_t` represents a range of devices on a CU that is to be used with the hldev API.

Fill in `get_hldev` and `start` (and, optionally, `signal`) and call `pch_hldev_config_init()` to register a range of devices for a CU.

The documentation for this struct was generated from the following file:

- `hldev/include/picochan/hldev.h`

12.31 pch_intcode Struct Reference

```
#include <intcode.h>
```

Data Fields

- `uint32_t intparm`
- `pch_sid_t sid`
- `uint8_t flags`
- `uint8_t cc`

12.31.1 Detailed Description

`pch_intcode_t` is the I/O interruption code which is returned from `pch_test_pending_interruption`.

The original expansion of the acronym SID is Subsystem-Identification Word which is 32 bits and includes some bits of data beyond just the subchannel number. For Picochan we only use the 16-bit subchannel number so calling this the SID is more appropriate.

```
pch_intcode_t
+-----+
|           Interruption Parameter (Intparm)           |
+-----+
|-----+-----+-----+-----+-----+-----+-----+
| Subchannel ID (SID)      |     ISC      |     cc   |
+-----+-----+-----+-----+-----+-----+-----+
```

`cc` is the condition code which, for a return from `pch_test_pending_interruption`, only uses two values: 0 means there was no interrupt pending and the rest of the `pch_intcode_t` is meaningless; 1 means an interrupt was pending and its information has been returned.

The documentation for this struct was generated from the following file:

- `base/include/picochan/intcode.h`

12.32 pch_pio_config Struct Reference

Data Fields

- PIO **pio**
- dma_channel_config **ctrl**
- int16_t **tx_offset**
- int16_t **rx_offset**
- int16_t **order_priority**
- [pch_irq_index_t](#) **irq_index**

The documentation for this struct was generated from the following file:

- base/include/picochan/dmachan.h

12.33 pch_piochan_config Struct Reference

Data Fields

- [pch_piochan_pins_t](#) **pins**
- int **tx_sm**
- int **rx_sm**

The documentation for this struct was generated from the following file:

- base/include/picochan/dmachan.h

12.34 pch_piochan_pins Struct Reference

Data Fields

- uint8_t **tx_clock_in**
- uint8_t **tx_data_out**
- uint8_t **rx_clock_out**
- uint8_t **rx_data_in**

The documentation for this struct was generated from the following file:

- base/include/picochan/dmachan.h

12.35 pch_pmcw Struct Reference

```
#include <pmcw.h>
```

Data Fields

- `uint32_t intparm`
- `uint16_t flags`
- `pch_chpid_t chpid`
- `pch_unit_addr_t unit_addr`

12.35.1 Detailed Description

`pch_pmcw_t` is the Path Management Control World (PMCW)

This is an architected part of the schib. It contains

- the addressing information for the CSS to communicate with the device on its CU (see below)
- An Interruption Parameter (intparm) - a 32-bit value which is not modified by the CSS and can be used by the application for any purpose
- An Interrupt Service Class (ISC) so that groups of subchannels can be masked/unmasked together from delivering I/O interruptions
- The flag which indicates that the subchannel is enabled and can thus run channel programs
- A "trace" flag to indicate whether events for this subchannel can cause trace records to be written

Although for a mainframe channel subsystem, the addressing information in the PMCW contains 8 x 8-bit channel path id numbers referencing one or more channels that can reach the control unit, for picochan, the addressing information is simply a single channel path id (CHPID) and the unit address of the device on the single remote CU to which it is connected.

The addressing information (CHPID and UnitAddr) must be set by the application (by using `pch_chp_alloc`) before the channel is started.

```
PMCW      +-----+-----+-----+-----+-----+-----+-----+
          |           Interruption Parameter (Intparm)           |
          +-----+-----+-----+-----+-----+-----+-----+
          |           |T|E|  ISC |       CHPID      | UnitAddr     |
          +-----+-----+-----+-----+-----+-----+-----+
```

The documentation for this struct was generated from the following file:

- `css/include/picochan/pmcw.h`

12.36 pch_schib Struct Reference

`pch_schib_t` is the Subchannel Information Block (SCHIB)

```
#include <schib.h>
```

Data Fields

- `pch_pmcw_t pmcw`
- `pch_scsw_t scsw`
- `pch_schib_mda_t mda`

12.36.1 Detailed Description

`pch_schib_t` is the Subchannel Information Block (SCHIB)

The SCHIB is formed from the Path Management Control Word (PMCW), Subchannel Status Word (SCSW) and Model Dependent Area (MDA). Of these, the PMCW and SCSW are architected formats and the MDA format is an internal implementation detail of the CSS.

```

PMCW      +-----+-----+-----+-----+-----+-----+-----+
          |           Intparm           |
          +-----+-----+-----+-----+-----+-----+-----+
          | T|E|  ISC |       CUAddr    | UnitAddr   |
SCSW      +-----+-----+-----+-----+-----+-----+-----+
          | CC|P|I|U|Z|  |N|W|  FC |   AC |   SC  |
          +-----+-----+-----+-----+-----+-----+-----+
          |           CCW Address           |
          +-----+-----+-----+-----+-----+-----+-----+
          | DEVS/ccwflags |   SCLS  |   Residual Count   |
MDA       +-----+-----+-----+-----+-----+-----+-----+
          |           data address           |
          +-----+-----+-----+-----+-----+-----+-----+
          | reqcount/advcount | prevua/ccwcmd | nextua   |
          +-----+-----+-----+-----+-----+-----+-----+
          | prevsid        |           nextsid        |
          +-----+-----+-----+-----+-----+-----+-----+

```

DEVS only needs to be valid when SC.StatusPending is set. Otherwise, we use the field to hold the current ccwflags.

The documentation for this struct was generated from the following file:

- `css/include/picochan/schib.h`

12.37 pch_schib_mda Struct Reference

The Model Dependent Area (MDA) of a schib.

```
#include <schib.h>
```

Data Fields

- `uint32_t data_addr`
- `uint16_t devcount`
- `pch_unit_addr_t prevua`
- `pch_unit_addr_t nextua`
- `pch_sid_t prevsid`
- `pch_sid_t nextsid`

12.37.1 Detailed Description

The Model Dependent Area (MDA) of a schib.

Although this structure is part of the schib, [pch_schib_t](#), and thus is visible to applications, the contents are for internal use by the CSS.

The documentation for this struct was generated from the following file:

- css/include/picochan/[schib.h](#)

12.38 pch_scsw Struct Reference

```
#include <scsw.h>
```

Data Fields

- uint8_t __unused_flags
- uint8_t user_flags
- uint16_t ctrl_flags
- uint32_t ccw_addr
- uint8_t devs
- uint8_t schs
- uint16_t count

12.38.1 Detailed Description

[pch_scsw_t](#) is the Subchannel Status Word (SCSW) which must be 4-byte aligned. When marshalling/unmarshalling an SCSW, unlike the original architected SCSW which was implicitly big-endian, the ccw_addr and count fields here are treated as native-endian and so will be little-endian on both ARM and RISC-V (in Pico configurations) and would also be so on x86, for example. The flags fields are slightly rearranged from their original architected positions and some have been dropped and one or two added.

```
SCSW  +-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
      | CC|P|I|U|Z| |N|W|  FC |     AC      |   SC    |
+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
      |          CCW Address           |
+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
      | DEVS     | SCHS      | Residual Count   |
+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
```

The documentation for this struct was generated from the following file:

- base/include/picochan/[scsw.h](#)

12.39 pch_trc_bufferset Struct Reference

set of buffers and metadata for a subsystem to use tracing

```
#include <trc.h>
```

Data Fields

- **uint32_t current_buffer_num**
the index in buffers of the current buffer being appended to
- **uint32_t current_buffer_pos**
the byte offset in the current buffer where the next trace record will be written.
- **int16_t irqnum**
the irq_num_t of an IRQ or -1
- **bool enable**
the bufferset enablement flag for tracing. When false, no trace records will be written and all of the buffer arrays, pointers and indexes above are ignored.
- **uint32_t magic**
subsystem-specific magic number for identifying dumped trace buffers
- **uint32_t buffer_size**
- **uint16_t num_buffers**
- **void *buffers [1]**
the array of trace buffers.

12.39.1 Detailed Description

set of buffers and metadata for a subsystem to use tracing

This struct holds an array of PCH_TRC_NUM_BUFFERS buffers, each which must be of size PCH_TRC_↔ BUFFER_SIZE.

When compile-time trace support is enabled (PCH_CONFIG_ENABLE_TRACE is defined to be non-zero), PCH_↔ TRC_NUM_BUFFERS is the number of trace buffers in a bufferset. These buffers form a ring - once the current buffer is full, the current buffer moves onto the next in the ring and, optionally, an interrupt is generated so that the previous buffer can be archived elsewhere before the ring wraps.

When compile-time trace support is not enabled, PCH_TRC_NUM_BUFFERS is defined as 0 so this struct can be instantiated but not used.

12.39.2 Field Documentation

12.39.2.1 buffers

```
void* pch_trc_bufferset::buffers[1]
```

the array of trace buffers.

It is treated as a single ring buffer of trace records. Each trace record is of the form of an 8-byte header (pch_↔ trc_header_t) followed by a number of bytes of associated trace data. The total size of header plus its following associated data is in the size field of the header.

12.39.2.2 irqnum

```
int16_t pch_trc_bufferset::irqnum
```

the irq_num_t of an IRQ or -1

When not -1, raised when pch_trc_switch_to_next_buffer is called either by explicit invocation or when writing a trace record skips to the next trace buffer because the current buffer is full.

The documentation for this struct was generated from the following file:

- [base/include/picochan/trc.h](#)

12.40 pch_trc_header Struct Reference

Data Fields

- [pch_trc_timestamp_t timestamp](#)
- [uint8_t size](#)
- [pch_trc_record_type_t rec_type](#)

The documentation for this struct was generated from the following file:

- base/include/picochan/[trc.h](#)

12.41 pch_trc_timestamp Struct Reference

an opaque timestamp of a 48-bit number of microseconds since boot.

```
#include <trc.h>
```

Data Fields

- [uint16_t low](#)
- [uint16_t mid](#)
- [uint16_t high](#)

12.41.1 Detailed Description

an opaque timestamp of a 48-bit number of microseconds since boot.

The actual value is held as three consecutive 16-bit chunks (forming a little-endian encoding of the whole value) but the intended way of accessing the value is with [pch_trc_timestamp_to_us\(\)](#).

The documentation for this struct was generated from the following file:

- base/include/picochan/[trc.h](#)

12.42 pch_trdata_address_change Struct Reference

Data Fields

- [uint32_t old_addr](#)
- [uint32_t new_addr](#)

The documentation for this struct was generated from the following file:

- base/include/picochan/trc_records.h

12.43 pch_trdata_byte Struct Reference

Data Fields

- `uint8_t byte`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.44 pch_trdata_ccw_addr_sid Struct Reference

Data Fields

- `pch_ccw_t ccw`
- `uint32_t addr`
- `pch_sid_t sid`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.45 pch_trdata_chp_alloc Struct Reference

Data Fields

- `pch_sid_t first_sid`
- `uint16_t num_devices`
- `pch_chpid_t chpid`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.46 pch_trdata_count_dev Struct Reference

Data Fields

- `uint16_t count`
- `pch_cuaddr_t cuaddr`
- `pch_unit_addr_t ua`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.47 pch_trdata_counts_dev Struct Reference

Data Fields

- `uint16_t count1`
- `uint16_t count2`
- `pch_cuaddr_t cuaddr`
- `pch_unit_addr_t ua`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.48 pch_trdata_cu_register Struct Reference

Data Fields

- `uint16_t num_devices`
- `pch_cuaddr_t cuaddr`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.49 pch_trdata_cus_call_callback Struct Reference

Data Fields

- `pch_cuaddr_t cuaddr`
- `pch_unit_addr_t ua`
- `uint8_t cbindex`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.50 pch_trdata_cus_init_mem_channel Struct Reference

Data Fields

- `pch_cuaddr_t cuaddr`
- `pch_dmaid_t txdmaid`
- `pch_dmaid_t rxdmaid`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.51 pch_trdata_cus_register_callback Struct Reference

Data Fields

- `uint32_t cbfunc`
- `uint32_t cbctx`
- `uint8_t cbindex`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.52 pch_trdata_cus_tx_complete Struct Reference

Data Fields

- `int16_t tx_head`
- `pch_cuaddr_t cuaddr`
- `uint8_t txpstate`
- `bool cbpending`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.53 pch_trdata_dev Struct Reference

Data Fields

- `pch_cuaddr_t cuaddr`
- `pch_unit_addr_t ua`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.54 pch_trdata_dev_byte Struct Reference

Data Fields

- `pch_cuaddr_t cuaddr`
- `pch_unit_addr_t ua`
- `uint8_t byte`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.55 pch_trdata_dma_init Struct Reference

Data Fields

- `uint32_t ctrl`
- `uint8_t id`
- `pch_dmaid_t dmaid`
- `pch_irq_index_t irq_index`
- `uint8_t core_num`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.56 pch_trdata_dmachan Struct Reference

Data Fields

- `pch_dmaid_t dmaid`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.57 pch_trdata_dmachan_byte Struct Reference

Data Fields

- `pch_dmaid_t dmaid`
- `uint8_t byte`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.58 pch_trdata_dmachan_cmd Struct Reference

Data Fields

- `uint32_t cmd`
- `uint16_t seqnum`
- `pch_dmaid_t dmaid`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.59 pch_trdata_dmachan_piochan_init Struct Reference

Data Fields

- `uint8_t id`
- `uint8_t pio_num`
- `pch_irq_index_t irq_index`
- `uint8_t tx_sm`
- `uint8_t rx_sm`
- `uint8_t tx_offset`
- `uint8_t rx_offset`
- `uint8_t tx_clock_in`
- `uint8_t tx_data_out`
- `uint8_t rx_clock_out`
- `uint8_t rx_data_in`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.60 pch_trdata_dmachan_segment Struct Reference

Data Fields

- `uint32_t addr`
- `uint32_t count`
- `pch_dmaid_t dmaid`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.61 pch_trdata_dmachan_segment_memstate Struct Reference

Data Fields

- `uint32_t addr`
- `uint32_t count`
- `pch_dmaid_t dmaid`
- `uint8_t state`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.62 pch_trdata_func_irq Struct Reference

Data Fields

- int16_t **ua_opt**
- [pch_chpid_t chpid](#)
- uint8_t **tx_active**

The documentation for this struct was generated from the following file:

- base/include/picochan/trc_records.h

12.63 pch_trdata_hldev_config_init Struct Reference

Data Fields

- uint32_t **hdcfg**
- uint32_t **start**
- uint32_t **signal**
- [pch_cuaddr_t cuaddr](#)
- [pch_unit_addr_t first_ua](#)
- uint8_t **num_devices**
- uint8_t **cbindex**

The documentation for this struct was generated from the following file:

- base/include/picochan/trc_records.h

12.64 pch_trdata_hldev_data Struct Reference

Data Fields

- uint32_t **addr**
- uint16_t **count**
- [pch_cuaddr_t cuaddr](#)
- [pch_unit_addr_t ua](#)

The documentation for this struct was generated from the following file:

- base/include/picochan/trc_records.h

12.65 pch_trdata_hldev_data_then Struct Reference

Data Fields

- `uint32_t cbaddr`
- `uint32_t addr`
- `uint16_t count`
- `pch_cuaddr_t cuaddr`
- `pch_unit_addr_t ua`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.66 pch_trdata_hldev_end Struct Reference

Data Fields

- `pch_cuaddr_t cuaddr`
- `pch_unit_addr_t ua`
- `uint8_t devstat`
- `uint8_t esize`
- `uint8_t sense_flags`
- `uint8_t sense_code`
- `uint8_t sense_asc`
- `uint8_t sense_ascq`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.67 pch_trdata_hldev_start Struct Reference

Data Fields

- `pch_cuaddr_t cuaddr`
- `pch_unit_addr_t ua`
- `uint8_t ccwcmd`
- `uint8_t esize`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.68 pch_trdata_id_byte Struct Reference

Data Fields

- `uint8_t id`
- `uint8_t byte`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.69 pch_trdata_id_irq Struct Reference

Data Fields

- `uint8_t id`
- `pch_irq_index_t irq_index`
- `uint8_t tx_state`
- `uint8_t rx_state`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.70 pch_trdata_intcode_scsw Struct Reference

Data Fields

- `pch_intcode_t intcode`
- `pch_scsw_t scsw`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.71 pch_trdata_irq_handler Struct Reference

Data Fields

- `uint32_t handler`
- `int16_t order_priority`
- `uint8_t irqnum`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.72 pch_trdata_irqnum_opt Struct Reference

Data Fields

- int16_t **irqnum_opt**

The documentation for this struct was generated from the following file:

- base/include/picochan/trc_records.h

12.73 pch_trdata_packet_dev Struct Reference

Data Fields

- uint32_t **packet**
- uint16_t **seqnum**
- [pch_cuaddr_t cuaddr](#)
- [pch_unit_addr_t ua](#)

The documentation for this struct was generated from the following file:

- base/include/picochan/trc_records.h

12.74 pch_trdata_packet_sid Struct Reference

Data Fields

- uint32_t **packet**
- uint16_t **seqnum**
- [pch_sid_t sid](#)

The documentation for this struct was generated from the following file:

- base/include/picochan/trc_records.h

12.75 pch_trdata_pio_irq Struct Reference

Data Fields

- uint8_t **id**
- uint8_t **pio_num**
- uint8_t **sm**
- uint8_t **complete**

The documentation for this struct was generated from the following file:

- base/include/picochan/trc_records.h

12.76 pch_trdata_scsw_sid_cc Struct Reference

Data Fields

- [pch_scsw_t](#) **scsw**
- [pch_sid_t](#) **sid**
- [uint8_t](#) **cc**

The documentation for this struct was generated from the following file:

- base/include/picochan/trc_records.h

12.77 pch_trdata_sid_byte Struct Reference

Data Fields

- [pch_sid_t](#) **sid**
- [uint8_t](#) **byte**

The documentation for this struct was generated from the following file:

- base/include/picochan/trc_records.h

12.78 pch_trdata_word_byte Struct Reference

Data Fields

- [uint32_t](#) **word**
- [uint8_t](#) **byte**

The documentation for this struct was generated from the following file:

- base/include/picochan/trc_records.h

12.79 pch_trdata_word_dev Struct Reference

Data Fields

- [uint32_t](#) **word**
- [pch_cuaddr_t](#) **cuaddr**
- [pch_unit_addr_t](#) **ua**

The documentation for this struct was generated from the following file:

- base/include/picochan/trc_records.h

12.80 pch_trdata_word_sid Struct Reference

Data Fields

- `uint32_t word`
- `pch_sid_t sid`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.81 pch_trdata_word_sid_byte Struct Reference

Data Fields

- `uint32_t word`
- `pch_sid_t sid`
- `uint8_t byte`

The documentation for this struct was generated from the following file:

- `base/include/picochan/trc_records.h`

12.82 pch_txsm Struct Reference

Data Fields

- `pch_txsm_state_t state`
- `uint16_t count`
- `uint32_t addr`

The documentation for this struct was generated from the following file:

- `base/txsm/txsm.h`

12.83 pch_uartchan_config Struct Reference

Data Fields

- `dma_channel_config ctrl`
- `uint baudrate`
- `uint irq_index`

The documentation for this struct was generated from the following file:

- `base/include/picochan/dmachan.h`

12.84 proto_packet Struct Reference

a 4-byte command packet sent on a channel between CSS and CU or vice versa

```
#include <packet.h>
```

Data Fields

- proto_chop_t **chop**
- pch_unit_addr_t **unit_addr**
- uint8_t **p0**
- uint8_t **p1**

12.84.1 Detailed Description

a 4-byte command packet sent on a channel between CSS and CU or vice versa

Various parts of this implementation are tuned for and rely on the size being exactly 4 bytes. Note that the ARM ABI specifies that a return value of a composite type of up to 4 bytes (such as [proto_packet_t](#)) is passed in R0, thus behaving the same way as a 32-bit return value.

The documentation for this struct was generated from the following file:

- base/proto/[packet.h](#)

12.85 proto_parsed_devstatus_payload Struct Reference

Data Fields

- uint16_t **count**
- uint8_t **devs**

The documentation for this struct was generated from the following file:

- base/proto/[payload.h](#)

12.86 proto_payload Struct Reference

Data Fields

- uint8_t **p0**
- uint8_t **p1**

The documentation for this struct was generated from the following file:

- base/proto/[payload.h](#)

12.87 ua_slist Struct Reference

Data Fields

- int16_t **head**
- int16_t **tail**

The documentation for this struct was generated from the following file:

- css/[channel.h](#)

Chapter 13

File Documentation

13.1 dmachan_internal.h

```
00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_DMACHAN_DMACHAN_INTERNAL_H
00007 #define _PCH_DMACHAN_DMACHAN_INTERNAL_H
00008
00009 #include "hardware/sync.h"
00010 #include "picochan/dmachan.h"
00011 #include "dmachan_trace.h"
00012
00013 // General Pico SDK-like DMA-related functions that aren't in the SDK
00014 static inline enum dma_channel_transfer_size channel_config_get_transfer_data_size(dma_channel_config
config) {
00015     uint size = (config.ctrl & DMA_CH0_CTRL_TRIG_DATA_SIZE_BITS) »
DMA_CH0_CTRL_TRIG_DATA_SIZE_LSB;
00016     return (enum dma_channel_transfer_size)size;
00017 }
00018
00019 static inline bool dma_irqn_get_channel_forced(uint irq_index, uint channel) {
00020     invalid_params_if(HARDWARE_DMA, irq_index >= NUM_DMA IRQS);
00021     check_dma_channel_param(channel);
00022
00023     return dma_hw->irq_ctrl[irq_index].intf & (lu « channel);
00024 }
00025
00026 static inline void dma_irqn_set_channel_forced(uint irq_index, uint channel, bool forced) {
00027     invalid_params_if(HARDWARE_DMA, irq_index >= NUM_DMA IRQS);
00028
00029     if (forced)
00030         hw_set_bits(&dma_hw->irq_ctrl[irq_index].intf, lu « channel);
00031     else
00032         hw_clear_bits(&dma_hw->irq_ctrl[irq_index].intf, lu « channel);
00033 }
00034
00035 // DMA configuration for one direction (tx or rx) of a dmachan channel
00036 typedef struct dmachan_1way_config {
00037     uint32_t             addr;
00038     dma_channel_config   ctrl;
00039     pch_dmaid_t          dmaid;
00040     pch_irq_index_t      dmairqix;
00041 } dmachan_1way_config_t;
00042
00043 static inline dmachan_1way_config_t dmachan_1way_config_make(pch_dmaid_t dmaid, uint32_t addr,
dma_channel_config ctrl, pch_irq_index_t dmairqix) {
00044     return ((dmachan_1way_config_t){
00045         .addr = addr,
00046         .ctrl = ctrl,
00047         .dmaid = dmaid,
00048         .dmairqix = dmairqix
00049     });
00050 }
00051
00052 static inline dmachan_1way_config_t dmachan_1way_config_claim(uint32_t addr, dma_channel_config ctrl,
pch_irq_index_t dmairqix) {
00053     pch_dmaid_t dmaid = (pch_dmaid_t)dma_claim_unused_channel(true);
```

```

00054         return dmachan_lway_config_make(dmaid, addr, ctrl, dmairqix);
00055 }
00056
00057 // DMA configuration for both directions (tx and rx) of a dmachan
00058 // channel
00059 typedef struct dmachan_config {
00060     dmachan_lway_config_t tx;
00061     dmachan_lway_config_t rx;
00062 } dmachan_config_t;
00063
00064 static inline void dmachan_set_link_dma_irq_enabled(dmachan_link_t *l, bool enabled) {
00065     pch_irq_index_t dmairqix = l->irq_index;
00066     assert(dmairqix >= 0 && dmairqix < NUM_DMA IRQS);
00067     dma_irqn_set_channel_enabled(dmairqix, l->dmaid, enabled);
00068 }
00069
00070 static inline bool dmachan_link_dma_irq_raised(dmachan_link_t *l) {
00071     return dma_irqn_get_channel_status(l->irq_index, l->dmaid);
00072 }
00073
00074 static inline bool dmachan_get_link_dma_irq_forced(dmachan_link_t *l) {
00075     return dma_irqn_get_channel_forced(l->irq_index, l->dmaid);
00076 }
00077
00078 static inline void dmachan_set_link_dma_irq_forced(dmachan_link_t *l, bool forced) {
00079     dma_irqn_set_channel_forced(l->irq_index, l->dmaid, forced);
00080 }
00081
00082 static inline void dmachan_ack_link_dma_irq(dmachan_link_t *l) {
00083     dma_irqn_acknowledge_channel(l->irq_index, l->dmaid);
00084 }
00085
00086 static inline dmachan_irq_state_t dmachan_make_irq_state(bool raised, bool forced, bool complete) {
00087     return ((dmachan_irq_state_t)raised)
00088             | ((dmachan_irq_state_t)forced) << 1
00089             | ((dmachan_irq_state_t)complete) << 2;
00090 }
00091
00092 dmachan_irq_state_t remote_handle_rx_irq(dmachan_rx_channel_t *rx);
00093 void dmachan_handle_rx_resetting(dmachan_rx_channel_t *rx);
00094
00095 void dmachan_init_tx_channel(dmachan_tx_channel_t *tx, dmachan_lway_config_t *dlc, const
00096     dmachan_tx_channel_ops_t *ops);
00097 void dmachan_init_rx_channel(dmachan_rx_channel_t *rx, dmachan_lway_config_t *dlc, const
00098     dmachan_rx_channel_ops_t *ops);
00099
00100 extern dmachan_rx_channel_ops_t dmachan_mem_rx_channel_ops;
00101 extern dmachan_tx_channel_ops_t dmachan_mem_tx_channel_ops;
00102 extern dmachan_rx_channel_ops_t dmachan_uart_rx_channel_ops;
00103 extern dmachan_tx_channel_ops_t dmachan_uart_tx_channel_ops;
00104 extern dmachan_rx_channel_ops_t dmachan_pio_rx_channel_ops;
00105 extern dmachan_tx_channel_ops_t dmachan_pio_tx_channel_ops;
00106
00107 #endif

```

13.2 dmachan_trace.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_DMACHAN_DMACHAN_TRACE_H
00007 #define _PCH_DMACHAN_DMACHAN_TRACE_H
00008
00009 #include "trc/trace.h"
00010 #include "picochan/trc_records.h"
00011
00012 #define PCH_DMACHAN_LINK_TRACE(rt, l, data) \
00013     PCH_TRC_WRITE((l)->bs, (l)->bs, (rt), (data))
00014
00015 static inline void trace_dmachan(pch_trc_record_type_t rt, dmachan_link_t *l) {
00016     PCH_DMACHAN_LINK_TRACE(rt, l, (struct pch_trdata_dmachan){
00017         .dmaid = l->dmaid
00018     });
00019 }
00020
00021 // Values for pch_trdata_dmachan_byte for PCH_TRC_RT_DMACHAN_DST_RESET
00022 #define DMACHAN_RESET_PROGRESSING      0
00023 #define DMACHAN_RESET_COMPLETE        1
00024 #define DMACHAN_RESET_BYPASSSED       2
00025 #define DMACHAN_RESET_INVALID        3
00026

```

```

00027 static inline void trace_dmachan_byte(pch_trc_record_type_t rt, dmachan_link_t *l, uint8_t byte) {
00028     PCH_DMACHAN_LINK_TRACE(rt, l, ((struct pch_trdata_dmachan_byte){
00029         .dmaid = l->dmaid,
00030         .byte = byte
00031     }));
00032 }
00033
00034 static inline void trace_dmachan_segment(pch_trc_record_type_t rt, dmachan_link_t *l, uint32_t addr,
00035     uint32_t count) {
00036     PCH_DMACHAN_LINK_TRACE(rt, l, ((struct pch_trdata_dmachan_segment){
00037         .addr = addr,
00038         .count = count,
00039         .dmaid = l->dmaid
00040     }));
00041 }
00042 #endif

```

13.3 memchan_internal.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_DMACHAN_MEMCHAN_INTERNAL_H
00007 #define _PCH_DMACHAN_MEMCHAN_INTERNAL_H
00008
00009 #include "dmachan_internal.h"
00010 #include "dmachan_trace.h"
00011
00012 // dmachan_mem_peer_spin_lock protects against test/update of
00013 // tx_channel.mem_src_state and rx_channel.mem_dst_state both
00014 // from interrupts and cross-core. It must be initialised before
00015 // use with pch_memchan_init().
00016 extern spin_lock_t *dmachan_mem_peer_spin_lock;
00017
00018 static inline uint32_t mem_peer_lock(void) {
00019     return spin_lock_blocking(dmachan_mem_peer_spin_lock);
00020 }
00021
00022 static inline void mem_peer_unlock(uint32_t saved_irq) {
00023     spin_unlock(dmachan_mem_peer_spin_lock, saved_irq);
00024 }
00025
00026 #ifndef PCH_DMACHAN_MEMCHAN_DEBUG_ENABLED
00027 #ifdef PCH_CONFIG_DEBUG_MEMCHAN
00028 #define PCH_DMACHAN_MEMCHAN_DEBUG_ENABLED true
00029 #else
00030 #define PCH_DMACHAN_MEMCHAN_DEBUG_ENABLED false
00031 #endif
00032 #endif
00033
00034 #define PCH_DMACHAN_LINK_MEMCHAN_DEBUG_TRACE(rt, l, data) \
00035     PCH_TRC_WRITE(l->bs, PCH_DMACHAN_MEMCHAN_DEBUG_ENABLED && l->bs, (rt), (data))
00036
00037 static inline void trace_dmachan_segment_memstate(pch_trc_record_type_t rt, dmachan_link_t *l,
00038     uint32_t addr, uint32_t count, uint8_t state) {
00039     PCH_DMACHAN_LINK_TRACE(rt, l,
00040         ((struct pch_trdata_dmachan_segment_memstate){
00041             .addr = addr,
00042             .count = count,
00043             .dmaid = l->dmaid,
00044             .state = state
00045     }));
00046
00047 static inline void trace_dmachan_cmd(pch_trc_record_type_t rt, dmachan_link_t *l) {
00048     PCH_DMACHAN_LINK_MEMCHAN_DEBUG_TRACE(rt, l,
00049         ((struct pch_trdata_dmachan_cmd){
00050             .cmd = l->cmd.raw,
00051             .seqnum = dmachan_link_seqnum(l),
00052             .dmaid = l->dmaid
00053     }));
00054 }
00055
00056 #endif

```

13.4 piochan.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_DMACHAN_PIOCHAN_H
00007 #define _PCH_DMACHAN_PIOCHAN_H
00008
00009 #include "hardware/pio.h"
00010
00011 static inline void pch_pio_set_irqn_irqflag_enabled(PIO pio, uint irq_index, uint ir
00012 qflag, bool enabled) {
00013     const pio_interrupt_source_t source = irqflag + PIO_INTR_SM0_LSB;
00014     pio_set_irqn_source_enabled(pio, irq_index, source, enabled);
00015 }
00016
00017 #endif

```

13.5 base/include/picochan/bsize.h File Reference

An encoding of 16-bit counts as 8-bit values for typical Pico-sized buffers.

```
#include <stdint.h>
```

Data Structures

- struct [pch_bsiz](#)
an 8-bit structure whose value encodes a 16-bit value for use as a count of bytes in a typical picochan buffer or transfer request
- struct [pch_bsizex](#)
a [pch_bsiz](#) together with a flag intended to indicate whether the bsiz encoded the original size exactly.

Macros

- [#define PCH_BSIZ_ZERO \(\(pch_bsiz_t\){0}\)](#)
A constant struct initialiser for the bsiz encoding of zero.

TypeDefs

- [typedef struct pch_bsiz pch_bsiz_t](#)
an 8-bit structure whose value encodes a 16-bit value for use as a count of bytes in a typical picochan buffer or transfer request
- [typedef struct pch_bsizex pch_bsizex_t](#)
a [pch_bsiz](#) together with a flag intended to indicate whether the bsiz encoded the original size exactly.

Functions

- **pch_bsizex_t pch_bsizex_encode (uint16_t n)**
Encode 16-bit count as an pch_bsizex_t.
- **pch_bsizex_t pch_bsizex_encode (uint16_t n)**
Encode 16-bit count as an 8-bit pch_bsizex_t.
- **uint16_t pch_bsizex_decode (uint8_t esize)**
Decode an 8-bit raw value of a bsize (not in its pch_bsizex_t type-wrapping) into a 16-bit value.
- **uint16_t pch_bsizex_decode (pch_bsizex_t bsizex)**
Decode an 8-bit pch_bsizex_t value into a 16-bit value.
- **static uint8_t pch_bsizex_unwrap (pch_bsizex_t s)**
Unwraps the uint8_t contained in a pch_bsizex_t.
- **static pch_bsizex_t pch_bsizex_wrap (uint8_t s)**
wraps a uint8_t into a pch_bsizex_t
- **static uint8_t pch_bsizex_encode_raw_inline (uint16_t n)**
Perform a bsize encoding, returning the encoded value unwrapped.
- **static pch_bsizex_t pch_bsizex_encodeex_inline (uint16_t n)**
encode a 16-bit value into its pch_bsizex_t along with an "exact"
- **static pch_bsizex_t pch_bsizex_encode_inline (uint16_t n)**
encode a 16-bit value as a pch_bsizex_t
- **static uint16_t pch_bsizex_decode_raw_inline (uint8_t esize)**
decodes a raw bsize-encoded value
- **static uint16_t pch_bsizex_decode_inline (pch_bsizex_t bsizex)**
decodes a pch_bsizex_t as the uint16_t it represents
- **uint8_t pch_bsizex_encode_raw (uint16_t n)**
Encode a 16-bit value into its raw 8-bit bsize encoding.

13.5.1 Detailed Description

An encoding of 16-bit counts as 8-bit values for typical Pico-sized buffers.

13.5.2 Typedef Documentation

13.5.2.1 pch_bsizex_t

```
typedef struct pch_bsizex pch_bsizex_t
```

an 8-bit structure whose value encodes a 16-bit value for use as a count of bytes in a typical picochan buffer or transfer request

The 8-bit encoding is wrapped as a structure to provide type clarity (even if not full type safety is not possible) when being passed around via the API and stored.

The encoding is not 1-1 (of course) but the decoding of the value obtained by encoding n is always less than or equal to n and "close" when n is a size typically used as a buffer size for workloads using picochan.

The encoding/decoding is exact for the following values:

- 1 x [0, 63] -> 0, 1, 2, ..., 63
- 2 x [32, 95] -> 64, 66, 68, ..., 190
- 8 x [24, 87] -> 192, 200, 208, ..., 696
- 64 x [11, 74] -> 704, 768, 832, ..., 4736

13.6 bsize.h

[Go to the documentation of this file.](#)

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_API_BSIZE_H
00007 #define _PCH_API_BSIZE_H
00008
00009 #include <stdint.h>
00010
00016
00035 typedef struct pch_bsize {
00036     uint8_t esize;
00037 } pch_bsize_t;
00038
00046 #define PCH_BSIZE_ZERO ((pch_bsize_t){0})
00047
00055 typedef struct pch_bsizex {
00056     uint8_t exact;
00057     pch_bsize_t bsize;
00058 } pch_bsizex_t;
00059
00060 // Non-inlined API functions
00061
00065 pch_bsizex_t pch_bsize_encode(uint16_t n);
00066
00070 pch_bsize_t pch_bsize_encode(uint16_t n);
00071
00076 uint16_t pch_bsize_decode_raw(uint8_t esize);
00077
00082 uint16_t pch_bsize_decode(pch_bsize_t bsize);
00083
00084 // Inline encode/decode operations
00085
00089 static inline uint8_t pch_bsize_unwrap(pch_bsize_t s) {
00090     return s.esize;
00091 }
00092
00101 static inline pch_bsize_t pch_bsize_wrap(uint8_t esize) {
00102     return (pch_bsize_t){esize};
00103 }
00104
00112 static inline uint8_t pch_bsize_encode_raw_inline(uint16_t n) {
00113     // XXX TODO See if we can just call pch_bsize_encode_inline
00114     // and return the contained pch_bsize_t and have gcc
00115     // reliably optimise it as well as not calculating the
00116     // exact flag in the first place. For now we just spell it
00117     // all out again.
00118
00119     // 0b00nnnnnn - 1 x [0,63] -> 0,1,2,...,63
00120     if (n <= 63)
00121         return (uint8_t)n;
00122
00123     // 0b01nnnnnn - 2 x [32,95] -> 64,66,68,...,190
00124     if (n <= 191)
00125         return (uint8_t)((n>>1) - 32) | 0x40;
00126
00127     // 0b10nnnnnn - 8 x [24,87] -> 192,200,208,...,696
00128     if (n <= 703)
00129         return (uint8_t)((n>>3) - 24) | 0x80;
00130
00131     // 0b11nnnnnn - 64 x [11,74] -> 704,768,832,...,4736
00132     if (n <= 4736)
00133         return (uint8_t)((n>>6) - 11) | 0xc0;
00134
00135     return 0xff;
00136 }
00137
00149 static inline pch_bsizex_t pch_bsize_encodeex_inline(uint16_t n) {
00150     // 0b00nnnnnn - 1 x [0,63] -> 0,1,2,...,63
00151     if (n <= 63)
00152         return (pch_bsizex_t){1,pch_bsize_wrap(n)};
00153
00154     // 0b01nnnnnn - 2 x [32,95] -> 64,66,68,...,190
00155     if (n <= 191) {
00156         uint8_t exact = (n & 0x1) == 0;
00157         pch_bsize_t bsize = pch_bsize_wrap((n>>1) - 32) | 0x40;
00158         return (pch_bsizex_t){exact,bsize};
00159     }
00160
00161     // 0b10nnnnnn - 8 x [24,87] -> 192,200,208,...,696
00162     if (n <= 703) {

```

```

00163     uint8_t exact = (n & 0x7) == 0;
00164         pch_bsize_t bsize = pch_bsize_wrap((n>3) - 24) | 0x80;
00165     return (pch_bsizex_t){exact,bsize};
00166 }
00167
00168 // 0b11nnnnnn - 64 x [11,74] -> 704,768,832,...,4736
00169 if (n <= 4736) {
00170     uint8_t exact = (n & 0x3f) == 0;
00171         pch_bsize_t bsize = pch_bsize_wrap((n>6) - 11) | 0xc0;
00172     return (pch_bsizex_t){exact,bsize};
00173 }
00174
00175     return (pch_bsizex_t){0, pch_bsize_wrap(0xff)};
00176 }
00177
00184 static inline pch_bsize_t pch_bsize_encode_inline(uint16_t n) {
00185     return pch_bsize_wrap(pch_bsize_encode_raw_inline(n));
00186 }
00187
00195 static inline uint16_t pch_bsize_decode_raw_inline(uint8_t esize) {
00196     uint8_t flags = esize & 0xc0;
00197     uint16_t n = esize & 0x3f;
00198
00199     switch (flags) {
00200     case 0x00:
00201         // 0b00nnnnnn - 1 x [0,63] -> 0,1,2,...,63
00202         return n;
00203
00204     case 0x40:
00205         // 0b01nnnnnn - 2 x [32,95] -> 64,66,68,...,190
00206         return (n+32) << 1;
00207
00208     case 0x80:
00209         // 0b10nnnnnn - 8 x [24,87] -> 192,200,208,...,696
00210         return (n+24) << 3;
00211     }
00212
00213 // 0b11nnnnnn - 64 x [11,74] -> 704,768,832,...,4736
00214 return (n+11) << 6;
00215 }
00216
00224 static inline uint16_t pch_bsize_decode_inline(pch_bsize_t bsize) {
00225     return pch_bsize_decode_raw_inline(bsize.esize);
00226 }
00227
00231 uint8_t pch_bsize_encode_raw(uint16_t n);
00232
00233 #endif

```

13.7 base/include/picochan/ccw.h File Reference

Channel-Command Word (CCW)

```
#include <stdint.h>
#include <assert.h>
```

Data Structures

- struct [pch_ccw](#)
I/O Channel-Command Word (CCW)

Macros

- #define [PCH_CCW_FLAG_CD](#) 0x80
- #define [PCH_CCW_FLAG_CC](#) 0x40
- #define [PCH_CCW_FLAG_SLI](#) 0x20
- #define [PCH_CCW_FLAG_SKP](#) 0x10

- #define **PCH_CCW_FLAG_PCI** 0x08
- #define **PCH_CCW_FLAG_IDA** 0x04
- #define **PCH_CCW_FLAG_S** 0x02
- #define **PCH_CCW_FLAG_MIDA** 0x01
- #define **PCH_CCW_CMD_FIRST_RESERVED** 0xf0
- #define **PCH_CCW_CMD_WRITE** 0x01
- #define **PCH_CCW_CMD_READ** 0x02
- #define **PCH_CCW_CMD_TIC** 0xf0
- #define **PCH_CCW_CMD_SENSE** 0xf2

Typedefs

- typedef uint8_t **pch_ccw_flags_t**
the flags of a CCW
- typedef struct **pch_ccw pch_ccw_t**
I/O Channel-Command Word (CCW)

Functions

- static bool **pch_is_ccw_cmd_write** (uint8_t cmd)
- static bool **pch_is_ccw_cmd_read** (uint8_t cmd)

13.7.1 Detailed Description

Channel-Command Word (CCW)

13.8 ccw.h

[Go to the documentation of this file.](#)

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_API_CCW_H
00007 #define _PCH_API_CCW_H
00008
00009 #include <stdint.h>
00010 #include <assert.h>
00011
00012
00021 typedef uint8_t pch_ccw_flags_t;
00022
00023 // pch_ccw_flags_t: CCW flags
00024 // CD: Chain Data
00025 #define PCH_CCW_FLAG_CD 0x80
00026 // CC: Chain Command
00027 #define PCH_CCW_FLAG_CC 0x40
00028 // SLI: Suppress Length Indication
00029 #define PCH_CCW_FLAG_SLI 0x20
00030 // SKP: Skip/Discard data
00031 #define PCH_CCW_FLAG_SKP 0x10
00032 // PCI: Program Controlled Interruption
00033 #define PCH_CCW_FLAG_PCI 0x08
00034 // IDA: Indirect Data Address (not used in Picochan)
00035 #define PCH_CCW_FLAG_IDA 0x04
00036 // S: Suspend
00037 #define PCH_CCW_FLAG_S 0x02
00038 // MIDA: Modified Indirect Data Address (not used in Picochan)
00039 #define PCH_CCW_FLAG_MIDA 0x01

```

```

00040
00059 typedef struct __attribute__((aligned(4))) pch_ccw {
00060     uint8_t cmd;
00061     pch_ccw_flags_t flags;
00062     uint16_t count;
00063     uint32_t addr;
00064 } pch_ccw_t;
00065
00066 static_assert(sizeof(pch_ccw_t) == 8, "architected pch_ccw_t is 8 bytes");
00067
00068 // Architected values of CCW commands.
00069 // These do not match those for traditional CSS and we only divide
00070 // into "Read/Write" via the low bit instead of into Control/Read/
00071 // ReadBackward/Sense/Test/Write via various low-bit groups.
00072
00073 #define PCH_CCW_CMD_FIRST_RESERVED 0xf0
00074 // WRITE
00075 #define PCH_CCW_CMD_WRITE      0x01
00076 // READ
00077 #define PCH_CCW_CMD_READ       0x02
00078 // TIC: Transfer In Channel
00079 #define PCH_CCW_CMD_TIC        0xf0
00080 // SENSE: Read Sense data from devib
00081 #define PCH_CCW_CMD_SENSE      0xf2
00082
00083 // Architected bit tests of CCW commands
00084 static inline bool pch_is_ccw_cmd_write(uint8_t cmd) {
00085     return (cmd & 0x01) == 1;
00086 }
00087
00088 static inline bool pch_is_ccw_cmd_read(uint8_t cmd) {
00089     return !pch_is_ccw_cmd_write(cmd);
00090 }
00091
00092 #endif

```

13.9 base/include/picochan/dev_status.h File Reference

Device status bit values.

Macros

- **#define PCH_DEVS_ATTENTION** 0x80
- **#define PCH_DEVS_STATUS_MODIFIER** 0x40
- **#define PCH_DEVS_CONTROL_UNIT_END** 0x20
- **#define PCH_DEVS_BUSY** 0x10
- **#define PCH_DEVS_CHANNEL_END** 0x08
- **#define PCH_DEVS_DEVICE_END** 0x04
- **#define PCH_DEVS_UNIT_CHECK** 0x02
- **#define PCH_DEVS_UNIT_EXCEPTION** 0x01

Functions

- **static bool pch_dev_status_unusual (**uint8_t** devs)**

13.9.1 Detailed Description

Device status bit values.

The device status is an 8-bit architected value that is sent from a device (via its CU) to the CSS at the end of (and sometimes during) the device's execution of a CCW. The device status sent by the device is never modified by the CU or CSS but its bits drive the CSS logic for how to progress/end the channel program and the final device status of a channel program is visible to the application in the SCSW part of the architected schib.

13.10 dev_status.h

[Go to the documentation of this file.](#)

```
00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00019 #ifndef _PCH_DEV_STATUS_H
00020 #define _PCH_DEV_STATUS_H
00021
00022 #define PCH_DEVS_ATTENTION      0x80
00023 #define PCH_DEVS_STATUS_MODIFIER 0x40
00024 #define PCH_DEVS_CONTROL_UNIT_END 0x20
00025 #define PCH_DEVS_BUSY           0x10
00026 #define PCH_DEVS_CHANNEL_END    0x08
00027 #define PCH_DEVS_DEVICE_END     0x04
00028 #define PCH_DEVS_UNIT_CHECK     0x02
00029 #define PCH_DEVS_UNIT_EXCEPTION 0x01
00030
00031 static inline bool pch_dev_status_unusual(uint8_t devs) {
00032     const uint8_t ignore = PCH_DEVS_CHANNEL_END|PCH_DEVS_STATUS_MODIFIER;
00033     return (devs & ~ignore) != PCH_DEVS_DEVICE_END;
00034 }
00035
00036 #endif
```

13.11 dmachan.h

```
00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_API_DMACHAN_H
00007 #define _PCH_API_DMACHAN_H
00008
00009 // PICO_CONFIG: PARAM_ASSERTIONS_ENABLED_PCH_DMACHAN, Enable/disable assertions in the pch_dmachan
00010 // module, type=bool, default=0, group=pch_dmachan
00011 #ifndef PARAM_ASSERTIONS_ENABLED_PCH_DMACHAN
00012 #define PARAM_ASSERTIONS_ENABLED_PCH_DMACHAN 0
00013
00014 #ifndef PCH_UARTCHAN_DEFAULT_BAUDRATE
00015 #define PCH_UARTCHAN_DEFAULT_BAUDRATE 115200
00016 #endif
00017
00018 #include "hardware/dma.h"
00019 #include "hardware/structs/dma_debug.h"
00020 #include "hardware/uart.h"
00021 #include "hardware/pio.h"
00022 #include "pico/platform/compiler.h"
00023 #include "picochan/dmachan_defs.h"
00024 #include "picochan/ids.h"
00025 #include "picochan/trc.h"
00026
00027 // General Pico SDK-like DMA-related functions that aren't in the SDK
00028
00029 static inline dma_debug_channel_hw_t *dma_debug_channel_hw_addr(uint channel) {
00030     check_dma_channel_param(channel);
00031     return &dma_debug_hw->ch[channel];
00032 }
00033
00034 static inline uint32_t dma_channel_get_reload_count(uint channel) {
00035     return dma_debug_channel_hw_addr(channel)->dbg_tcr;
00036 }
00037
00038 static inline uint32_t dma_get_ctrl_value(uint channel) {
00039     dma_channel_config_t config = dma_get_channel_config(channel);
00040     return channel_config_get_ctrl_value(&config);
00041 }
00042
00043 typedef union __aligned(4) dmachan_cmd {
00044     unsigned char buf[4];
00045     uint32_t raw;
00046 } dmachan_cmd_t;
00047
00048 #define DMACHAN_CMD_SIZE sizeof(dmachan_cmd_t)
00049 static_assert(DMACHAN_CMD_SIZE == 4, "dmachan_cmd_t must be 4 bytes");
00050
```

```

00051 static inline dmachan_cmd_t dmachan_make_cmd_from_word(uint32_t rawcmd) {
00052     return ((dmachan_cmd_t){.raw = rawcmd});
00053 }
00054
00055 static inline void dmachan_cmd_set_zero(dmachan_cmd_t *cmd) {
00056     cmd->raw = 0;
00057 }
00058
00059 // dmachan_link_t collects the common fields in tx and rx channels
00060 typedef struct __aligned(4) dmachan_link {
00061     dmachan_cmd_t           cmd;
00062     pch_trc_bufferset_t    *bs;      // set/unset by owning channel
00063 #ifdef PCH_CONFIG_DEBUG_MEMCHAN
00064     uint16_t                seqnum;
00065 #endif
00066     pch_dmaid_t             dmaid;
00067     pch_irq_index_t         irq_index;
00068     bool                    complete;
00069     bool                    resetting;
00070 } dmachan_link_t;
00071
00072 static inline uint16_t dmachan_link_seqnum(dmachan_link_t *l) {
00073 #ifdef PCH_CONFIG_DEBUG_MEMCHAN
00074     return l->seqnum;
00075 #else
00076     return 0;
00077 #endif
00078 }
00079
00080 static inline void dmachan_link_cmd_set_zero(dmachan_link_t *l) {
00081     dmachan_cmd_set_zero(&l->cmd);
00082 }
00083
00084 static inline void dmachan_link_cmd_set(dmachan_link_t *l, dmachan_cmd_t cmd) {
00085 #ifdef PCH_CONFIG_DEBUG_MEMCHAN
00086     l->seqnum++;
00087 #endif
00088     l->cmd.raw = cmd.raw;
00089 }
00090
00091 static inline void dmachan_link_cmd_copy(dmachan_link_t *dst, dmachan_link_t *src) {
00092     dst->cmd.raw = src->cmd.raw;
00093 #ifdef PCH_CONFIG_DEBUG_MEMCHAN
00094     dst->seqnum = src->seqnum;
00095 #endif
00096 }
00097
00098 // UART channel (uartchan) configuration
00099
00100 typedef struct pch_uartchan_config {
00101     dma_channel_config      ctrl;
00102     uint                     baudrate;
00103     uint                     irq_index;
00104 } pch_uartchan_config_t;
00105
00106 static inline pch_uartchan_config_t pch_uartchan_get_default_config(uart_inst_t *uart) {
00107     // Argument 0 to dma_channel_get_default_config is ok here
00108     // (as would be any DMA id) because it only affects the
00109     // "chain-to" value and that is overridden when the ctrl
00110     // value is used.
00111     return ((pch_uartchan_config_t){
00112         .ctrl = dma_channel_get_default_config(0),
00113         .baudrate = PCH_UARTCHAN_DEFAULT_BAUDRATE,
00114         .irq_index = get_core_num()
00115     });
00116 }
00117
00118 // PIO channel (piochan) configuration
00119
00120 typedef struct pch_pio_config {
00121     PIO                      pio;
00122     dma_channel_config        ctrl;
00123     int16_t                  tx_offset;
00124     int16_t                  rx_offset;
00125     int16_t                  order_priority;
00126     pch_irq_index_t          irq_index;
00127 } pch_pio_config_t;
00128
00129 static inline pch_pio_config_t pch_pio_get_default_config(PIO pio) {
00130     // Argument 0 to dma_channel_get_default_config is ok here (as
00131     // would be any DMA id) because it only affects the "chain-to"
00132     // value and that is overridden when the ctrl value is used.
00133     return ((pch_pio_config_t){
00134         .pio = pio,
00135         .ctrl = dma_channel_get_default_config(0),
00136         .tx_offset = -1, // auto-load if -1
00137         .rx_offset = -1, // auto-load if -1

```

```

00138         .order_priority = PICO_SHARED_IRQ_HANDLER_DEFAULT_ORDER_PRIORITY,
00139         .irq_index = (pch_irq_index_t)get_core_num()
00140     );
00141 }
00142
00143 typedef struct pch_piochan_pins {
00144     uint8_t tx_clock_in;
00145     uint8_t tx_data_out;
00146     uint8_t rx_clock_out;
00147     uint8_t rx_data_in;
00148 } pch_piochan_pins_t;
00149
00150 static inline pch_piochan_pins_t pch_piochan_pins_make(uint8_t tx_clock_in, uint8_t tx_data_out,
00151     uint8_t rx_clock_out, uint8_t rx_data_in) {
00152     return ((pch_piochan_pins_t){
00153         .tx_clock_in = tx_clock_in,
00154         .tx_data_out = tx_data_out,
00155         .rx_clock_out = rx_clock_out,
00156         .rx_data_in = rx_data_in
00157     });
00158 }
00159
00160 typedef struct pch_piochan_config {
00161     pch_piochan_pins_t pins;
00162     int tx_sm;
00163     int rx_sm;
00164 } pch_piochan_config_t;
00165
00166 static inline pch_piochan_config_t pch_piochan_get_default_config(pch_piochan_pins_t pins) {
00167     return ((pch_piochan_config_t){
00168         .pins = pins,
00169         .tx_sm = -1,
00170         .rx_sm = -1
00171     });
00172 }
00173 // pch_piochan_init() must be called before calling
00174 // pch_channel_init_piochan() to configure any pio channels.
00175 void pch_piochan_init(pch_pio_config_t *cfg);
00176
00177 // Memory channel (memchan) configuration
00178
00179 // pch_memchan_init must be called before configuring either side of
00180 // any memchan CU with pch_cus_memcu_configure or
00181 // pch_chp_configure_memchan
00182 void pch_memchan_init(void);
00183
00184 // tx and rx channels, starting with forward declarations because
00185 // for memchans there is a field pointing at the peer channel
00186 typedef struct __aligned(4) dmachan_tx_channel dmachan_tx_channel_t;
00187 typedef struct __aligned(4) dmachan_rx_channel dmachan_rx_channel_t;
00188
00189 typedef struct dmachan_tx_channel_ops {
00190     void (*start_src_cmdbuf)(dmachan_tx_channel_t *tx);
00191     void (*write_src_reset)(dmachan_tx_channel_t *tx);
00192     void (*start_src_data)(dmachan_tx_channel_t *tx, uint32_t srcaddr, uint32_t count);
00193     dmachan_irq_state_t (*handle_tx_dma_irq)(dmachan_tx_channel_t *tx);
00194     bool (*handle_tx_pio_irq)(dmachan_tx_channel_t *tx, uint irqnum);
00195 } dmachan_tx_channel_ops_t;
00196
00197 typedef struct dmachan_mem_tx_channel_data {
00198     dmachan_rx_channel_t *rx_peer;
00199     dmachan_mem_src_state_t src_state;
00200 } dmachan_mem_tx_channel_data_t;
00201
00202 typedef struct dmachan_pio_tx_channel_data {
00203     PIO pio;
00204     uint sm;
00205 } dmachan_pio_tx_channel_data_t;
00206
00207 typedef union {
00208     dmachan_mem_tx_channel_data_t mem;
00209     dmachan_pio_tx_channel_data_t pio;
00210 } dmachan_tx_channel_data_t;
00211
00212 typedef struct __aligned(4) dmachan_tx_channel {
00213     dmachan_link_t link;
00214     const dmachan_tx_channel_ops_t *ops;
00215     dmachan_tx_channel_data_t u;
00216 } dmachan_tx_channel_t;
00217
00218 typedef struct dmachan_rx_channel_ops {
00219     void (*start_dst_cmdbuf)(dmachan_rx_channel_t *rx);
00220     void (*start_dst_reset)(dmachan_rx_channel_t *rx);
00221     void (*start_dst_data)(dmachan_rx_channel_t *rx, uint32_t dstaddr, uint32_t count);
00222     void (*start_dst_discard)(dmachan_rx_channel_t *rx, uint32_t count);
00223     void (*prep_dst_data_src_zeroes)(dmachan_rx_channel_t *rx, uint32_t count);

```

```

00224         dmachan_irq_state_t (*handle_rx_irq)(dmachan_rx_channel_t *rx);
00225 } dmachan_rx_channel_ops_t;
00226
00227 typedef struct dmachan_mem_rx_channel_data {
00228     dmachan_tx_channel_t *tx_peer;
00229     dmachan_mem_dst_state_t dst_state;
00230 } dmachan_mem_rx_channel_data_t;
00231
00232 typedef struct dmachan_pio_rx_channel_data {
00233     PIO pio;
00234     uint sm;
00235 } dmachan_pio_rx_channel_data_t;
00236
00237 typedef union {
00238     dmachan_mem_rx_channel_data_t mem;
00239     dmachan_pio_rx_channel_data_t pio;
00240 } dmachan_rx_channel_data_t;
00241
00242 typedef struct __aligned(4) dmachan_rx_channel {
00243     dmachan_link_t link;
00244     const dmachan_rx_channel_ops_t *ops;
00245     uint32_t srcaddr;
00246     dma_channel_config ctrl;
00247 #ifdef PCH_CONFIG_DEBUG_MEMCHAN
00248     uint16_t seen_seqnum;
00249 #endif
00250     dmachan_rx_channel_data_t u;
00251 } dmachan_rx_channel_t;
00252
00253 typedef struct pch_channel {
00254     dmachan_tx_channel_t tx;
00255     dmachan_rx_channel_t rx;
00256     uint8_t flags;
00257     uint8_t id;
00258 } pch_channel_t;
00259
00260 // Values of pch_channel_t flags field
00261 #define PCH_CHANNEL_CONFIGURED 0x01
00262 #define PCH_CHANNEL_STARTED 0x02
00263 #define PCH_CHANNEL_TRACED 0x04
00264
00265 static inline bool pch_channel_is_configured(pch_channel_t *ch) {
00266     return ch->flags & PCH_CHANNEL_CONFIGURED;
00267 }
00268
00269 static inline bool pch_channel_is_started(pch_channel_t *ch) {
00270     return ch->flags & PCH_CHANNEL_STARTED;
00271 }
00272
00273 static inline bool pch_channel_is_traced(pch_channel_t *ch) {
00274     return ch->flags & PCH_CHANNEL_TRACED;
00275 }
00276
00277 static inline void pch_channel_configure_id(pch_channel_t *ch, uint8_t id) {
00278     assert(!pch_channel_is_configured(ch));
00279     ch->id = id;
00280     ch->flags |= PCH_CHANNEL_CONFIGURED;
00281 }
00282
00283 static inline void pch_channel_set_unconfigured(pch_channel_t *ch) {
00284     ch->flags &= ~PCH_CHANNEL_CONFIGURED;
00285     ch->id = 0;
00286 }
00287
00288 static inline void pch_channel_set_started(pch_channel_t *ch, bool b) {
00289     if (b)
00290         ch->flags |= PCH_CHANNEL_STARTED;
00291     else
00292         ch->flags &= ~PCH_CHANNEL_STARTED;
00293 }
00294
00295 static inline void pch_channel_trace(pch_channel_t *ch, pch_trc_bufferset_t *bs) {
00296     if (bs) {
00297         ch->tx.link.bs = bs;
00298         ch->rx.link.bs = bs;
00299         ch->flags |= PCH_CHANNEL_TRACED;
00300     } else {
00301         ch->tx.link.bs = NULL;
00302         ch->rx.link.bs = NULL;
00303         ch->flags &= ~PCH_CHANNEL_TRACED;
00304     }
00305 }
00306
00307 // Initialisation of channels
00308
00309 void pch_channel_init_uartchan(pch_channel_t *ch, uint8_t id, uart_inst_t *uart, pch_uartchan_config_t *cfg);

```

```

00310 void pch_channel_init_piochan(pch_channel_t *ch, uint8_t id, pch_pio_config_t *cfg,
00311     pch_piochan_config_t *pc);
00312
00313 // tx channel irq and memory source state handling
00314 static inline void dmachan_set_mem_src_state(dmachan_tx_channel_t *tx, dmachan_mem_src_state_t
00315     new_state) {
00316     valid_params_if(PCH_DMACHAN,
00317         new_state == DMACHAN_MEM_SRC_IDLE
00318         || tx->u.mem.src_state == DMACHAN_MEM_SRC_IDLE);
00319     tx->u.mem.src_state = new_state;
00320 }
00321
00322 // rx channel irq and memory destination state handling
00323 static inline void dmachan_set_mem_dst_state(dmachan_rx_channel_t *rx, dmachan_mem_dst_state_t
00324     new_state) {
00325     valid_params_if(PCH_DMACHAN,
00326         new_state == DMACHAN_MEM_DST_IDLE
00327         || rx->u.mem.dst_state == DMACHAN_MEM_DST_IDLE);
00328     rx->u.mem.dst_state = new_state;
00329 }
00330
00331 void dmachan_panic_unless_memchan_initialised(void);
00332
00333 // Methods for dmachan_rx_channel_t
00334
00335 static inline void dmachan_start_src_cmdbuf(dmachan_tx_channel_t *tx) {
00336     tx->ops->start_src_cmdbuf(tx);
00337 }
00338
00339 static inline void dmachan_write_src_reset(dmachan_tx_channel_t *tx) {
00340     tx->ops->write_src_reset(tx);
00341 }
00342
00343 static inline void dmachan_start_src_data(dmachan_tx_channel_t *tx, uint32_t srcaddr, uint32_t count)
00344 {
00345     tx->ops->start_src_data(tx, srcaddr, count);
00346 }
00347 // Methods for dmachan_rx_channel_t
00348
00349 static inline void dmachan_start_dst_cmdbuf(dmachan_rx_channel_t *rx) {
00350     rx->ops->start_dst_cmdbuf(rx);
00351 }
00352
00353 static inline void dmachan_start_dst_reset(dmachan_rx_channel_t *rx) {
00354     rx->ops->start_dst_reset(rx);
00355 }
00356
00357 static inline void dmachan_start_dst_data(dmachan_rx_channel_t *rx, uint32_t dstaddr, uint32_t count)
00358 {
00359     rx->ops->start_dst_data(rx, dstaddr, count);
00360 }
00361 static inline void dmachan_start_dst_discard(dmachan_rx_channel_t *rx, uint32_t count) {
00362     rx->ops->start_dst_discard(rx, count);
00363 }
00364
00365 void dmachan_start_dst_data_src_zeroes(dmachan_rx_channel_t *rx, uint32_t dstaddr, uint32_t count);
00366
00367 // pch_channel_handle_dma_irq() must be called for each channel
00368 // whenever there is a DMA interrupt that may be relevant to it.
00369 void pch_channel_handle_dma_irq(pch_channel_t *ch);
00370
00371 // pch_channel_handle_pio_irq() must be called for each channel
00372 // whenever there is a PIO interrupt that may be relevant to it.
00373 void pch_channel_handle_pio_irq(pch_channel_t *ch, uint irqnum);
00374
00375 #endif

```

13.12 dmachan_defs.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_API_DMACHAN_DEFS_H
00007 #define _PCH_API_DMACHAN_DEFS_H
00008
00009 // dmachan_mem_src_state_t is the DMA state of a tx channel

```

```

00010 typedef enum __attribute__((packed)) dmachan_mem_src_state {
00011     DMACHAN_MEM_SRC_IDLE = 0,
00012     DMACHAN_MEM_SRC_CMDBUF,
00013     DMACHAN_MEM_SRC_DATA
00014 } dmachan_mem_src_state_t;
00015
00016 // dmachan_mem_dst_state_t is the DMA state of an rx channel
00017 typedef enum __attribute__((packed)) dmachan_mem_dst_state {
00018     DMACHAN_MEM_DST_IDLE = 0,
00019     DMACHAN_MEM_DST_CMDBUF,
00020     DMACHAN_MEM_DST_DATA,
00021     DMACHAN_MEM_DST_DISCARD,
00022     DMACHAN_MEM_DST_SRC_ZEROES
00023 } dmachan_mem_dst_state_t;
00024
00025 // dmachan_irq_state_t represents the state of a given DMA id
00026 // with respect to an interrupt for a given DMA IRQ number.
00027 // REASON_RAISED means either there was a DMA engine completion
00028 // causing the bit for the DMA id to be set in register INTSn for
00029 // that DMA IRQ index or, apparently, the INTFn forced bit was set
00030 // explicitly.
00031 // REASON_FORCED means the bit for the DMA id was explicitly set in
00032 // register INTFn for that DMA IRQ index, ignoring the value of the
00033 // enable bit in the corresponding INTEn register. It also seems to
00034 // cause the corresponding INTSn bit to be seen as 1 too so
00035 // REASON_RAISED will (always?) be set if REASON_FORCED is.
00036 // COMPLETE is the value of the link's complete field at the end of
00037 // the dmachan_handle_tx_dma_irq and dmachan_handle_rx_irq functions:
00038 // it will be 1 if either the RAISED or FORCED conditions hold or if
00039 // the field was set explicitly beforehand as a way of causing
00040 // completion handling locally without an irq being triggered.
00041 typedef uint8_t dmachan_irq_state_t;
00042 #define DMACHAN_IRQ_REASON_RAISED      0x1
00043 #define DMACHAN_IRQ_REASON_FORCED     0x2
00044 #define DMACHAN_IRQ_COMPLETE          0x4
00045
00046 #define DMACHAN_IRQ_REASON_MASK        0x3
00047
00048 // ASCII 'C' is the byte we look for when resetting a dmachan
00049 // receive link so that we can resynchronise by dropping any zero
00050 // bytes that are generated by Break conditions from the sender.
00051 #define DMACHAN_RESET_BYTE 0x43
00052
00053 #endif

```

13.13 base/include/picochan/ids.h File Reference

```
#include <stdint.h>
```

Typedefs

- **typedef uint16_t pch_sid_t**
a subchannel id (SID) between 0 and PCH_NUM_SCHIBS-1 (at most 65535)
- **typedef uint8_t pch_cuaddr_t**
a control unit address between 0 and PCH_NUM_CUS-1 (at most 255) that identifies a control unit from the CU side.
- **typedef uint8_t pch_unit_addr_t**
a unit address that identifies a device on a given CU on the control unit side.
- **typedef uint8_t pch_chpid_t**
a channel path identifier between 0 and PCH_NUM_CHANNELS-1 (at most 255) that identifies a channel from the CSS side
- **typedef uint8_t pch_dmaid_t**
a DMA id used by CSS or CU
- **typedef int8_t pch_irq_index_t**
a DMA IRQ index

13.14 ids.h

[Go to the documentation of this file.](#)

```
00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_API_IDS_H
00007 #define _PCH_API_IDS_H
00008
00009 #include <stdint.h>
00010
00016
00020 typedef uint16_t pch_sid_t;
00021
00026 typedef uint8_t pch_cuaddr_t;
00027
00034 typedef uint8_t pch_unit_addr_t;
00035
00042 typedef uint8_t pch_chpid_t;
00043
00052 typedef uint8_t pch_dmaid_t;
00053
00064 typedef int8_t pch_irq_index_t;
00065
00066 #endif
```

13.15 base/include/picochan/intcode.h File Reference

```
#include "picochan/ids.h"
```

Data Structures

- struct [pch_intcode](#)

Typedefs

- typedef struct [pch_intcode](#) [pch_intcode_t](#)

13.15.1 Typedef Documentation

13.15.1.1 [pch_intcode_t](#)

```
typedef struct pch_intcode pch_intcode_t
```

[pch_intcode_t](#) is the I/O interruption code which is returned from [pch_test_pending_interruption](#).

The original expansion of the acronym SID is Subsystem-Identification Word which is 32 bits and includes some bits of data beyond just the subchannel number. For Picochan we only use the 16-bit subchannel number so calling this the SID is more appropriate.

```
pch_intcode_t
+-----+
|           Interruption Parameter (Intparm)           |
+-----+
|   Subchannel ID (SID)      |      ISC      |      cc      |
+-----+
```

cc is the condition code which, for a return from [pch_test_pending_interruption](#), only uses two values: 0 means there was no interrupt pending and the rest of the [pch_intcode_t](#) is meaningless; 1 means an interrupt was pending and its information has been returned.

13.16 intcode.h

[Go to the documentation of this file.](#)

```
00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005 #ifndef _PCH_API_INTCODE_H
00006 #define _PCH_API_INTCODE_H
00007
00008 #include "picochan/ids.h"
00009
00016
00039 typedef struct pch_intcode {
00040     uint32_t      intparm;
00041     pch_sid_t    sid;
00042     uint8_t       flags;
00043     uint8_t       cc;
00044 } pch_intcode_t;
00045 static_assert(sizeof(pch_intcode_t) == 8,
00046                 "architected pch_intcode_t is 8 bytes");
00047
00048 #endif
```

13.17 base/include/picochan/scsw.h File Reference

```
#include <stdint.h>
#include <assert.h>
```

Data Structures

- **struct pch_scsw**

Macros

- **#define PCH_SF_CC_MASK 0xc0**
- **#define PCH_SF_CC_SHIFT 6**
- **#define PCH_SF_P 0x20**
- **#define PCH_SF_I 0x10**
- **#define PCH_SF_U 0x08**
- **#define PCH_SF_Z 0x04**
- **#define PCH_SF_UNUSED 0x02**
- **#define PCH_SF_N 0x01**
- **#define PCH_SCSW_CCW_WRITE 0x8000**
- **#define PCH_FC_MASK 0x7000**
- **#define PCH_FC_START 0x4000**
- **#define PCH_FC_HALT 0x2000**
- **#define PCH_FC_CLEAR 0x1000**
- **#define PCH_AC_MASK 0x0fe0**
- **#define PCH_AC_RESUME_PENDING 0x0800**
- **#define PCH_AC_START_PENDING 0x0400**
- **#define PCH_AC_HALT_PENDING 0x0200**
- **#define PCH_AC_CLEAR_PENDING 0x0100**
- **#define PCH_AC_SUBCHANNEL_ACTIVE 0x0080**
- **#define PCH_AC_DEVICE_ACTIVE 0x0040**
- **#define PCH_AC_SUSPENDED 0x0020**

- #define **PCH_SC_MASK** 0x001f
- #define **PCH_SC_ALERT** 0x0010
- #define **PCH_SC_INTERMEDIATE** 0x0008
- #define **PCH_SC_PRIMARY** 0x0004
- #define **PCH_SC_SECONDARY** 0x0002
- #define **PCH_SC_PENDING** 0x0001
- #define **PCH_SCHS_PROGRAM_CONTROLLED INTERRUPTION** 0x80
- #define **PCH_SCHS_INCORRECT_LENGTH** 0x40
- #define **PCH_SCHS_PROGRAM_CHECK** 0x20
- #define **PCH_SCHS_PROTECTION_CHECK** 0x10
- #define **PCH_SCHS_CHANNEL_DATA_CHECK** 0x08
- #define **PCH_SCHS_CHANNEL_CONTROL_CHECK** 0x04
- #define **PCH_SCHS_INTERFACE_CONTROL_CHECK** 0x02
- #define **PCH_SCHS_CHAINING_CHECK** 0x01

Typedefs

- typedef struct [pch_scsw_t](#)

13.17.1 Typedef Documentation

13.17.1.1 [pch_scsw_t](#)

`typedef struct pch_scsw pch_scsw_t`

[pch_scsw_t](#) is the Subchannel Status Word (SCSW) which must be 4-byte aligned. When marshalling/unmarshalling an SCSW, unlike the original architected SCSW which was implicitly big-endian, the ccw_addr and count fields here are treated as native-endian and so will be little-endian on both ARM and RISC-V (in Pico configurations) and would also be so on x86, for example. The flags fields are slightly rearranged from their original architected positions and some have been dropped and one or two added.

```
SCSW      +-----+-----+-----+-----+-----+-----+-----+-----+
           | CC|P|I|U|Z| |N|W|   FC |     AC      | SC      |
           +---+---+---+---+---+---+---+---+---+---+---+---+---+---+
           |                   CCW Address                    |
           +---+---+---+---+---+---+---+---+---+---+---+---+---+---+
           |       DEVS      |     SCHS      |   Residual Count   |
           +---+---+---+---+---+---+---+---+---+---+---+---+---+---+
```

13.18 [scsw.h](#)

[Go to the documentation of this file.](#)

```
00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_API_SCSW_H
00007 #define _PCH_API_SCSW_H
00008
00009 #include <stdint.h>
00010 #include <assert.h>
00011
00017
00018 #define PCH_SF_CC_MASK 0xc0
```

```

00019 #define PCH_SF_CC_SHIFT 6
00020 #define PCH_SF_P      0x20
00021 #define PCH_SF_I      0x10
00022 #define PCH_SF_U      0x08
00023 #define PCH_SF_Z      0x04
00024 #define PCH_SF_UNUSED 0x02
00025 #define PCH_SF_N      0x01
00026
00027 // uint16_t of SCSW Control flags W,FC,AC,SC (Function, Activity, Status)
00028 #define PCH_SCSW_CCW_WRITE 0x8000
00029
00030 #define PCH_FC_MASK      0x7000
00031 #define PCH_FC_START     0x4000
00032 #define PCH_FC_HALT     0x2000
00033 #define PCH_FC_CLEAR    0x1000
00034
00035 #define PCH_AC_MASK      0x0fe0
00036 #define PCH_AC_RESUME_PENDING 0x0800
00037 #define PCH_AC_START_PENDING 0x0400
00038 #define PCH_AC_HALT_PENDING 0x0200
00039 #define PCH_AC_CLEAR_PENDING 0x0100
00040 #define PCH_AC_SUBCHANNEL_ACTIVE 0x0080
00041 #define PCH_AC_DEVICE_ACTIVE 0x0040
00042 #define PCH_AC_SUSPENDED   0x0020
00043
00044 #define PCH_SC_MASK      0x001f
00045 #define PCH_SC_ALERT     0x0010
00046 #define PCH_SC_INTERMEDIATE 0x0008
00047 #define PCH_SC_PRIMARY   0x0004
00048 #define PCH_SC_SECONDARY 0x0002
00049 #define PCH_SC_PENDING   0x0001
00050
00051 // uint8_t of Subchannel Status (SCHS) flags
00052 #define PCH_SCHS_PROGRAM_CONTROLLED INTERRUPTION 0x80
00053 #define PCH_SCHS_INCORRECT_LENGTH 0x40
00054 #define PCH_SCHS_PROGRAM_CHECK 0x20
00055 #define PCH_SCHS_PROTECTION_CHECK 0x10
00056 #define PCH_SCHS_CHANNEL_DATA_CHECK 0x08
00057 #define PCH_SCHS_CHANNEL_CONTROL_CHECK 0x04
00058 #define PCH_SCHS_INTERFACE_CONTROL_CHECK 0x02
00059 #define PCH_SCHS_CHAINING_CHECK 0x01
00060
00080 typedef struct __attribute__((aligned(4))) pch_scsw {
00081     uint8_t __unused_flags;
00082     uint8_t user_flags;
00083     uint16_t ctrl_flags;
00084     uint32_t ccw_addr;
00085     uint8_t devs;
00086     uint8_t schs;
00087     uint16_t count;
00088 } pch_scsw_t;
00089 static_assert(sizeof(pch_scsw_t) == 12, "architected pch_scsw_t is 12 bytes");
00090
00091 endif

```

13.19 base/include/picochan/trc.h File Reference

```
#include "picochan/ids.h"
#include "picochan/trc_record_types.h"
```

Data Structures

- struct **pch_trc_timestamp**
an opaque timestamp of a 48-bit number of microseconds since boot.
- struct **pch_trc_header**
- struct **pch_trc_bufferset**
set of buffers and metadata for a subsystem to use tracing

Macros

- `#define PCH_TRC_RT(rt)`
- `#define PCH_CONFIG_ENABLE_TRACE 0`
Whether any tracing code should be compiled at all..
- `#define PCH_TRC_BUFFER_SIZE 0`
- `#define PCH_TRC_NUM_BUFFERS 1`

Typedefs

- `typedef struct pch_trc_timestamp pch_trc_timestamp_t`
an opaque timestamp of a 48-bit number of microseconds since boot.
- `typedef enum pch_trc_record_type pch_trc_record_type_t`
- `typedef struct pch_trc_header pch_trc_header_t`
- `typedef struct pch_trc_bufferset pch_trc_bufferset_t`
set of buffers and metadata for a subsystem to use tracing

Enumerations

- `enum pch_trc_record_type {`
- `PCH_TRC_RT_INVALID , PCH_TRC_RT_CSS_SCH_START , PCH_TRC_RT_CSS_SCH_RESUME ,`
- `PCH_TRC_RT_CSS_SCH_TEST ,`
- `PCH_TRC_RT_CSS_SCH MODIFY , PCH_TRC_RT_CSS_SCH_STORE , PCH_TRC_RT_CSS_SCH_CANCEL ,`
- `PCH_TRC_RT_CSS_SCH_CLEAR ,`
- `PCH_TRC_RT_CSS_SCH_HALT , PCH_TRC_RT_CSS_CCW_FETCH , PCH_TRC_RT_CSS_CHP_ALLOC ,`
- `PCH_TRC_RT_CSS_CHP_TX_DMA_INIT ,`
- `PCH_TRC_RT_CSS_CHP_RX_DMA_INIT , PCH_TRC_RT_CSS_CHP_CONFIGURED , PCH_TRC_RT_CSS_CHP_TRADED ,`
- `PCH_TRC_RT_CSS_CHP_IRQ_PROGRESS , PCH_TRC_RT_CSS_RX_COMMAND_COMPLETE ,`
- `PCH_TRC_RT_CSS_RX_DATA_COMPLETE , PCH_TRC_RT_CSS_SEND_TX_PACKET ,`
- `PCH_TRC_RT_CSS_TX_COMPLETE , PCH_TRC_RT_CSS_SET_CORE_NUM , PCH_TRC_RT_CSS_SET_IRQ_INDEX ,`
- `PCH_TRC_RT_CSS_SET_IO_IRQ , PCH_TRC_RT_CSS_SET_IO_CALLBACK , PCH_TRC_RT_CSS_INIT_IRQ_HANDLER ,`
- `PCH_TRC_RT_CSS_NOTIFY ,`
- `PCH_TRC_RT_CSS_FUNC_IRQ , PCH_TRC_RT_CSS_IO_CALLBACK , PCH_TRC_RT_CUS_QUEUE_COMMAND ,`
- `PCH_TRC_RT_CUS_INIT ,`
- `PCH_TRC_RT_CUS_INIT_ASYNC_CONTEXT , PCH_TRC_RT_CUS CLAIM_IRQ_INDEX , PCH_TRC_RT_CUS_INIT_IRQ_HANDLER , PCH_TRC_RT_CUS CU REGISTER ,`
- `PCH_TRC_RT_CUS CU SET_IRQ_INDEX , PCH_TRC_RT_CUS CU TX DMA_INIT , PCH_TRC_RT_CUS CU RX DMA_INIT ,`
- `PCH_TRC_RT_CUS CU TRADED , PCH_TRC_RT_CUS CU STARTED , PCH_TRC_RT_CUS DEV TRADED ,`
- `PCH_TRC_RT_CUS SEND_TX_PACKET ,`
- `PCH_TRC_RT_CUS TX COMPLETE , PCH_TRC_RT_CUS REGISTER_CALLBACK , PCH_TRC_RT_CUS CALL_CALLBACK ,`
- `PCH_TRC_RT_CUS_RX_COMMAND_COMPLETE ,`
- `PCH_TRC_RT_CUS_RX_DATA_COMPLETE , PCH_TRC_RT_DMACHAN_PIOCHAN_INIT , PCH_TRC_RT_DMACHAN_DST_RESET ,`
- `PCH_TRC_RT_DMACHAN_DST_CMDBUF_REMOTE ,`
- `PCH_TRC_RT_DMACHAN_DST_CMDBUF_MEM , PCH_TRC_RT_DMACHAN_DST DATA_REMOTE ,`
- `PCH_TRC_RT_DMACHAN_DST DATA MEM , PCH_TRC_RT_DMACHAN_DST_DISCARD_REMOTE ,`
- `PCH_TRC_RT_DMACHAN_DST_DISCARD_MEM , PCH_TRC_RT_DMACHAN_SRC_CMDBUF_REMOTE ,`
- `PCH_TRC_RT_DMACHAN_SRC_CMDBUF_MEM , PCH_TRC_RT_DMACHAN_SRC RESET_REMOTE ,`
- `PCH_TRC_RT_DMACHAN_SRC_RESET_MEM , PCH_TRC_RT_DMACHAN_SRC DATA_REMOTE ,`
- `PCH_TRC_RT_DMACHAN_SRC DATA MEM , PCH_TRC_RT_DMACHAN_FORCE_IRQ ,`
- `PCH_TRC_RT_DMACHAN_MEMCHAN_RX_CMD , PCH_TRC_RT_DMACHAN_MEMCHAN_TX_CMD ,`
- `PCH_TRC_RT_DMACHAN_DMA_IRQ , PCH_TRC_RT_DMACHAN_PIO_IRQ ,`

```
PCH_TRC_RT_HLDEV_CONFIG_INIT , PCH_TRC_RT_HLDEV_START , PCH_TRC_RT_HLDEV_←
DEVIB_CALLBACK , PCH_TRC_RT_HLDEV_RECEIVING ,
PCH_TRC_RT_HLDEV_RECEIVE , PCH_TRC_RT_HLDEV_RECEIVE_THEN , PCH_TRC_RT_HLDEV←
_SENDING , PCH_TRC_RT_HLDEV_SEND ,
PCH_TRC_RT_HLDEV_SEND_THEN , PCH_TRC_RT_HLDEV_SEND_FINAL , PCH_TRC_RT_HLDEV←
_SEND_FINAL_THEN , PCH_TRC_RT_HLDEV_END ,
PCH_TRC_RT_TRC_ENABLE , PCH_TRC_RT_USER_FIRST }
```

Functions

- static uint64_t pch_trc_timestamp_to_us (pch_trc_timestamp_t t)
- static void pch_trc_write_timestamp (pch_trc_timestamp_t *tp, uint64_t us)
- void pch_trc_write_raw (pch_trc_bufferset_t *bs, pch_trc_record_type_t rt, void *data, uint8_t data_size)

13.19.1 Macro Definition Documentation

13.19.1.1 PCH_TRC_RT

```
#define PCH_TRC_RT(
    rt)
```

Value:

```
PCH_TRC_RT_ ## rt
```

13.20 trc.h

[Go to the documentation of this file.](#)

```
00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_API_TRC_H
00007 #define _PCH_API_TRC_H
00008
00009 #include "picochan/ids.h"
00010
00016
00025 typedef struct pch_trc_timestamp {
00026     uint16_t low;
00027     uint16_t mid;
00028     uint16_t high;
00029 } pch_trc_timestamp_t;
00030
00031 static inline uint64_t pch_trc_timestamp_to_us(pch_trc_timestamp_t t) {
00032     return (((uint64_t) t.high) << 32)
00033         + (((uint64_t) t.mid) << 16)
00034         + (((uint64_t) t.low));
00035 }
00036
00037 static inline void pch_trc_write_timestamp(pch_trc_timestamp_t *tp, uint64_t us) {
00038     uint16_t *hp = (uint16_t*)tp;
00039     hp[0] = (uint16_t)us; // low 16 bits: t.low
00040     hp[1] = (uint16_t)(us >> 16); // middle 16 bits: t.mid
00041     hp[2] = (uint16_t)(us >> 32); // low 16 bits of top 32: t.high
00042 }
00043
00044 // The following macro definition nastiness allows a host-based
00045 // trace dump program to redefine these macros to build a list
00046 // of the record type names along with the enum values themselves.
00047 #define PCH_TRC_RT(rt) PCH_TRC_RT_ ## rt
00048
00049 typedef enum __attribute__((__packed__)) pch_trc_record_type {
```

```

00050 #include "picochan/trc_record_types.h"
00051 } pch_trc_record_type_t;
00052
00053 typedef struct __attribute__((__packed__,__aligned__(2))) pch_trc_header {
00054     pch_trc_timestamp_t timestamp;
00055     uint8_t size; // includes header and following data
00056     pch_trc_record_type_t rec_type;
00057 } pch_trc_header_t;
00058
00065 #ifndef PCH_CONFIG_ENABLE_TRACE
00066 #define PCH_CONFIG_ENABLE_TRACE 0
00067 #endif
00068
00069 #if PCH_CONFIG_ENABLE_TRACE
00070
00071 #ifndef PCH_TRC_BUFFER_SIZE
00078 #define PCH_TRC_BUFFER_SIZE 1024
00079 #endif
00080
00081 #ifndef PCH_TRC_NUM_BUFFERS
00088 #define PCH_TRC_NUM_BUFFERS 2
00089 #endif
00090
00095 extern uint32_t pch_trc_buffer_size;
00096
00101 extern uint32_t pch_trc_num_buffers;
00102
00103 #else
00104 // PCH_CONFIG_ENABLE_TRACE is not defined
00105
00106 #ifndef PCH_TRC_BUFFER_SIZE
00107 #define PCH_TRC_BUFFER_SIZE 0
00108 #endif
00109
00110 #ifndef PCH_TRC_NUM_BUFFERS
00111 #define PCH_TRC_NUM_BUFFERS 1
00112 #endif
00113
00114 #endif
00115 // end of PCH_CONFIG_ENABLE_TRACE section
00116
00133 typedef struct pch_trc_bufferset {
00135     uint32_t current_buffer_num;
00136
00139     uint32_t current_buffer_pos;
00140
00147     int16_t irqnum;
00148
00152     bool enable;
00153
00156     uint32_t magic;
00157     uint32_t buffer_size;
00158     uint16_t num_buffers;
00167     void *buffers[PCH_TRC_NUM_BUFFERS];
00168 } pch_trc_bufferset_t;
00169
00170 void pch_trc_write_raw(pch_trc_bufferset_t *bs, pch_trc_record_type_t rt, void *data, uint8_t
    data_size);
00171
00172 #endif

```

13.21 trc_record_types.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 PCH_TRC_RT(INVALID),
00007 PCH_TRC_RT(CSS_SCH_START),
00008 PCH_TRC_RT(CSS_SCH_RESUME),
00009 PCH_TRC_RT(CSS_SCH_TEST),
00010 PCH_TRC_RT(CSS_SCH MODIFY),
00011 PCH_TRC_RT(CSS_SCH_STORE),
00012 PCH_TRC_RT(CSS_SCH_CANCEL),
00013 PCH_TRC_RT(CSS_SCH_CLEAR),
00014 PCH_TRC_RT(CSS_SCH_HALT),
00015 PCH_TRC_RT(CSS_CCW_FETCH),
00016 PCH_TRC_RT(CSS_CHP_ALLOC),
00017 PCH_TRC_RT(CSS_CHP_TX_DMA_INIT),
00018 PCH_TRC_RT(CSS_CHP_RX_DMA_INIT),
00019 PCH_TRC_RT(CSS_CHP_CONFIGURED),
00020 PCH_TRC_RT(CSS_CHP_TRADED),

```

```

00021 PCH_TRC_RT(CSS_CHP_STARTED),
00022 PCH_TRC_RT(CSS_CHP IRQ_PROGRESS),
00023 PCH_TRC_RT(CSS_RX_COMMAND_COMPLETE),
00024 PCH_TRC_RT(CSS_RX_DATA_COMPLETE),
00025 PCH_TRC_RT(CSS_SEND_TX_PACKET),
00026 PCH_TRC_RT(CSS_TX_COMPLETE),
00027 PCH_TRC_RT(CSS_SET_CORE_NUM),
00028 PCH_TRC_RT(CSS_SET_IRQ_INDEX),
00029 PCH_TRC_RT(CSS_SET_FUNC_IRQ),
00030 PCH_TRC_RT(CSS_SET_IO_IRQ),
00031 PCH_TRC_RT(CSS_SET_IO_CALLBACK),
00032 PCH_TRC_RT(CSS_INIT_IRQ_HANDLER),
00033 PCH_TRC_RT(CSS_NOTIFY),
00034 PCH_TRC_RT(CSS_FUNC_IRQ),
00035 PCH_TRC_RT(CSS_IO_CALLBACK),
00036 PCH_TRC_RT(CUS_QUEUE_COMMAND),
00037 PCH_TRC_RT(CUS_INIT),
00038 PCH_TRC_RT(CUS_INIT_ASYNC_CONTEXT),
00039 PCH_TRC_RT(CUS CLAIM IRQ INDEX),
00040 PCH_TRC_RT(CUS_INIT_IRQ_HANDLER),
00041 PCH_TRC_RT(CUS CU REGISTER),
00042 PCH_TRC_RT(CUS CU SET IRQ INDEX),
00043 PCH_TRC_RT(CUS CU TX DMA INIT),
00044 PCH_TRC_RT(CUS CU RX DMA INIT),
00045 PCH_TRC_RT(CUS CU CONFIGURED),
00046 PCH_TRC_RT(CUS CU TRACED),
00047 PCH_TRC_RT(CUS CU STARTED),
00048 PCH_TRC_RT(CUS DEV TRACED),
00049 PCH_TRC_RT(CUS_SEND_TX_PACKET),
00050 PCH_TRC_RT(CUS_TX_COMPLETE),
00051 PCH_TRC_RT(CUS_REGISTER_CALLBACK),
00052 PCH_TRC_RT(CUS_CALL_CALLBACK),
00053 PCH_TRC_RT(CUS_RX_COMMAND_COMPLETE),
00054 PCH_TRC_RT(CUS_RX_DATA_COMPLETE),
00055 PCH_TRC_RT(DMACHAN_PIOCHAN_INIT),
00056 PCH_TRC_RT(DMACHAN_DST_RESET),
00057 PCH_TRC_RT(DMACHAN_DST_CMDBUF_REMOTE),
00058 PCH_TRC_RT(DMACHAN_DST_CMDBUF_MEM),
00059 PCH_TRC_RT(DMACHAN_DST_DATA_REMOTE),
00060 PCH_TRC_RT(DMACHAN_DST_DATA_MEM),
00061 PCH_TRC_RT(DMACHAN_DST_DISCARD_REMOTE),
00062 PCH_TRC_RT(DMACHAN_DST_DISCARD_MEM),
00063 PCH_TRC_RT(DMACHAN_SRC_CMDBUF_REMOTE),
00064 PCH_TRC_RT(DMACHAN_SRC_CMDBUF_MEM),
00065 PCH_TRC_RT(DMACHAN_SRC_RESET_REMOTE),
00066 PCH_TRC_RT(DMACHAN_SRC_RESET_MEM),
00067 PCH_TRC_RT(DMACHAN_SRC_DATA_REMOTE),
00068 PCH_TRC_RT(DMACHAN_SRC_DATA_MEM),
00069 PCH_TRC_RT(DMACHAN_FORCE_IRQ),
00070 PCH_TRC_RT(DMACHAN_MEMCHAN_RX_CMD),
00071 PCH_TRC_RT(DMACHAN_MEMCHAN_TX_CMD),
00072 PCH_TRC_RT(DMACHAN_DMA_IRQ),
00073 PCH_TRC_RT(DMACHAN_PIO_IRQ),
00074 PCH_TRC_RT(HLDEV_CONFIG_INIT),
00075 PCH_TRC_RT(HLDEV_START),
00076 PCH_TRC_RT(HLDEV_DEVIB_CALLBACK),
00077 PCH_TRC_RT(HLDEV RECEIVING),
00078 PCH_TRC_RT(HLDEV RECEIVE),
00079 PCH_TRC_RT(HLDEV RECEIVE_THEN),
00080 PCH_TRC_RT(HLDEV SENDING),
00081 PCH_TRC_RT(HLDEV SEND),
00082 PCH_TRC_RT(HLDEV SEND_THEN),
00083 PCH_TRC_RT(HLDEV SEND_FINAL),
00084 PCH_TRC_RT(HLDEV SEND_FINAL_THEN),
00085 PCH_TRC_RT(HLDEV END),
00086 PCH_TRC_RT(TRC_ENABLE),
00087 PCH_TRC_RT(USER_FIRST)

```

13.22 trc_records.h

```

00001 /*
00002 * Copyright (c) 2025 Malcolm Beattie
00003 * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_API_TRC_RECORDS_H
00007 #define _PCH_API_TRC_RECORDS_H
00008
00009 #include "picochan/ids.h"
00010 #include "picochan/ccw.h"
00011 #include "picochan/scsw.h"
00012 #include "picochan/intcode.h"
00013

```

```
00014 // Common structs for the data parts of trace records
00015
00016 struct pch_trdata_byte {
00017     uint8_t          byte;
00018 };
00019
00020 struct pch_trdata_id_byte {
00021     uint8_t          id;
00022     uint8_t          byte;
00023 };
00024
00025 struct pch_trdata_irq_handler {
00026     uint32_t         handler;
00027     int16_t          order_priority; // -1 for exclusive
00028     uint8_t          irqnum;
00029 };
00030
00031 struct pch_trdata_cu_register {
00032     uint16_t         num_devices;
00033     pch_cuaddr_t    cuaddr;
00034 };
00035
00036 struct pch_trdata_id_irq {
00037     uint8_t          id;
00038     pch_irq_index_t irq_index;
00039     uint8_t          tx_state;
00040     uint8_t          rx_state;
00041 };
00042
00043 struct pch_trdata_pio_irq {
00044     uint8_t          id;
00045     uint8_t          pio_num;
00046     uint8_t          sm;
00047     uint8_t          complete;
00048 };
00049
00050 struct pch_trdata_dev {
00051     pch_cuaddr_t    cuaddr;
00052     pch_unit_addr_t ua;
00053 };
00054
00055 struct pch_trdata_dev_byte {
00056     pch_cuaddr_t    cuaddr;
00057     pch_unit_addr_t ua;
00058     uint8_t          byte;
00059 };
00060
00061 struct pch_trdata_counts_dev {
00062     uint16_t         count1;
00063     uint16_t         count2;
00064     pch_cuaddr_t    cuaddr;
00065     pch_unit_addr_t ua;
00066 };
00067
00068 struct pch_trdata_count_dev {
00069     uint16_t         count;
00070     pch_cuaddr_t    cuaddr;
00071     pch_unit_addr_t ua;
00072 };
00073
00074 struct pch_trdata_packet_dev {
00075     uint32_t         packet;
00076     uint16_t         seqnum;
00077     pch_cuaddr_t    cuaddr;
00078     pch_unit_addr_t ua;
00079 };
00080
00081 struct pch_trdata_word_dev {
00082     uint32_t         word;
00083     pch_cuaddr_t    cuaddr;
00084     pch_unit_addr_t ua;
00085 };
00086
00087 struct pch_trdata_word_sid_byte {
00088     uint32_t         word;
00089     pch_sid_t        sid;
00090     uint8_t          byte;
00091 };
00092
00093 struct pch_trdata_word_byte {
00094     uint32_t         word;
00095     uint8_t          byte;
00096 };
00097
00098 struct pch_trdata_word_sid {
00099     uint32_t         word;
00100     pch_sid_t        sid;
```

```
00101 };
00102
00103 struct pch_trdata_packet_sid {
00104     uint32_t          packet;
00105     uint16_t          seqnum;
00106     pch_sid_t         sid;
00107 };
00108
00109 struct pch_trdata_sid_byte {
00110     pch_sid_t         sid;
00111     uint8_t           byte;
00112 };
00113
00114 struct pch_trdata_ccw_addr_sid {
00115     pch_ccw_t          ccw;
00116     uint32_t          addr;
00117     pch_sid_t         sid;
00118 };
00119
00120 struct pch_trdata_intcode_scsw {
00121     pch_intcode_t      intcode;
00122     pch_scsw_t         scsw;
00123 };
00124
00125 struct pch_trdata_scsw_sid_cc {
00126     pch_scsw_t         scsw;
00127     pch_sid_t         sid;
00128     uint8_t            cc;
00129 };
00130
00131 struct pch_trdata_dma_init {
00132     uint32_t          ctrl;
00133     uint8_t            id;
00134     pch_dmaid_t        dmaid;
00135     pch_irq_index_t   irq_index;
00136     uint8_t            core_num;
00137 };
00138
00139 struct pch_trdata_chp_alloc {
00140     pch_sid_t         first_sid;
00141     uint16_t          num_devices;
00142     pch_chpid_t       chpid;
00143 };
00144
00145 struct pch_trdata_irqnum_opt {
00146     int16_t            irqnum_opt;
00147 };
00148
00149 struct pch_trdata_address_change {
00150     uint32_t          old_addr;
00151     uint32_t          new_addr;
00152 };
00153
00154 struct pch_trdata_func_irq {
00155     int16_t            ua_opt;
00156     pch_chpid_t       chpid;
00157     uint8_t            tx_active;
00158 };
00159
00160 struct pch_trdata_cus_init_mem_channel {
00161     pch_cuaddr_t      cuaddr;
00162     pch_dmaid_t        txdmaid;
00163     pch_dmaid_t        rxdmaid;
00164 };
00165
00166 struct pch_trdata_cus_tx_complete {
00167     int16_t            tx_head;
00168     pch_cuaddr_t      cuaddr;
00169     uint8_t            txpstate;
00170     bool               cbpending;
00171 };
00172
00173 struct pch_trdata_cus_call_callback {
00174     pch_cuaddr_t      cuaddr;
00175     pch_unit_addr_t   ua;
00176     uint8_t            cbindex;
00177 };
00178
00179 struct pch_trdata_cus_register_callback {
00180     uint32_t            cbfunc;
00181     uint32_t            cbctx;
00182     uint8_t            cbindex;
00183 };
00184
00185 struct pch_trdata_hldev_config_init {
00186     uint32_t            hdcfg;
00187     uint32_t            start;
```

```
00188     uint32_t      signal;
00189     pch_cuaddr_t   cuaddr;
00190     pch_unit_addr_t first_ua;
00191     uint8_t        num_devices;
00192     uint8_t        cbindex;
00193 };
00194
00195 struct pch_trdata_hldev_start {
00196     pch_cuaddr_t   cuaddr;
00197     pch_unit_addr_t ua;
00198     uint8_t        ccwcmd;
00199     uint8_t        esize;
00200 };
00201
00202 struct pch_trdata_hldev_data {
00203     uint32_t      addr;
00204     uint16_t      count;
00205     pch_cuaddr_t   cuaddr;
00206     pch_unit_addr_t ua;
00207 };
00208
00209 struct pch_trdata_hldev_data_then {
00210     uint32_t      cbaddr;
00211     uint32_t      addr;
00212     uint16_t      count;
00213     pch_cuaddr_t   cuaddr;
00214     pch_unit_addr_t ua;
00215 };
00216
00217 struct pch_trdata_hldev_end {
00218     pch_cuaddr_t   cuaddr;
00219     pch_unit_addr_t ua;
00220     uint8_t        devstat;
00221     uint8_t        esize;
00222     uint8_t        sense_flags;
00223     uint8_t        sense_code;
00224     uint8_t        sense_asc;
00225     uint8_t        sense_ascq;
00226 };
00227
00228 struct pch_trdata_dmachan_piochan_init {
00229     uint8_t        id;
00230     uint8_t        pio_num;
00231     pch_irq_index_t irq_index;
00232     uint8_t        tx_sm;
00233     uint8_t        rx_sm;
00234     uint8_t        tx_offset;
00235     uint8_t        rx_offset;
00236     uint8_t        tx_clock_in;
00237     uint8_t        tx_data_out;
00238     uint8_t        rx_clock_out;
00239     uint8_t        rx_data_in;
00240 };
00241
00242 struct pch_trdata_dmachan {
00243     pch_dmaid_t    dmaid;
00244 };
00245
00246 struct pch_trdata_dmachan_byte {
00247     pch_dmaid_t    dmaid;
00248     uint8_t        byte;
00249 };
00250
00251 struct pch_trdata_dmachan_segment {
00252     uint32_t      addr;
00253     uint32_t      count;
00254     pch_dmaid_t    dmaid;
00255 };
00256
00257 struct pch_trdata_dmachan_segment_memstate {
00258     uint32_t      addr;
00259     uint32_t      count;
00260     pch_dmaid_t    dmaid;
00261     uint8_t        state;
00262 };
00263
00264 struct pch_trdata_dmachan_cmd {
00265     uint32_t      cmd;
00266     uint16_t      seqnum;
00267     pch_dmaid_t    dmaid;
00268 };
00269
00270 #endif
```

13.23 txsm_state.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_API_TXSM_STATE_H
00007 #define _PCH_API_TXSM_STATE_H
00008
00009 typedef enum __attribute__((packed)) pch_txsm_state {
00010     PCH_TXSM_IDLE = 0,
00011     PCH_TXSM_PENDING,
00012     PCH_TXSM_SENDING
00013 } pch_txsm_state_t;
00014
00015 typedef enum __attribute__((packed)) pch_txsm_run_result {
00016     PCH_TXSM_NOOP = 0,
00017     PCH_TXSM_ACTED,
00018     PCH_TXSM_FINISHED
00019 } pch_txsm_run_result_t;
00020
00021 #endif

```

13.24 chop.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_PROTO_CHOP_H
00007 #define _PCH_PROTO_CHOP_H
00008
00009 // proto_chop_t represents a channel operation in a packet sent
00010 // between CSS and CU in either direction.
00011 // It is 8 bits with the top 4 as flag bits (with only 3 currently
00012 // in use) and the bottom 4 as the operation command itself.
00013 // The meaning of the flag bits depends on the operation command.
00014 typedef uint8_t proto_chop_t;
00015
00016 typedef enum __attribute__((packed)) proto_chop_cmd {
00017     PROTO_CHOP_START          = 0,
00018     PROTO_CHOP_ROOM           = 1,
00019     PROTO_CHOP_DATA           = 2,
00020     PROTO_CHOP_UPDATE_STATUS  = 3,
00021     PROTO_CHOP_REQUEST_READ   = 4,
00022     PROTO_CHOP_HALT           = 5
00023 } proto_chop_cmd_t;
00024 static_assert(sizeof(proto_chop_cmd_t) == 1, "proto_chop_cmd_t must be 1 byte");
00025
00026 typedef uint8_t proto_chop_flags_t;
00027
00028 // PROTO_CHOP_FLAG_SKIP is valid in CSS -> CU Room, Data and Start
00029 // and in CU -> CSS Data
00030 #define PROTO_CHOP_FLAG_SKIP    0x80
00031
00032 // PROTO_CHOP_FLAG_END is valid in CSS <-> CU Data
00033 #define PROTO_CHOP_FLAG_END    0x40
00034
00035 // PROTO_CHOP_FLAG_STOP is valid in CSS -> CU Data
00036 #define PROTO_CHOP_FLAG_STOP   0x20
00037
00038 // PROTO_CHOP_FLAG_RESPONSE_REQUIRED is valid in CU -> CSS Data
00039 #define PROTO_CHOP_FLAG_RESPONSE_REQUIRED 0x20
00040
00041 static inline proto_chop_flags_t proto_chop_flags(proto_chop_t c) {
00042     return (proto_chop_flags_t)(c & 0xf0);
00043 }
00044
00045 static inline proto_chop_cmd_t proto_chop_cmd(proto_chop_t c) {
00046     return (proto_chop_cmd_t)(c & 0x0f);
00047 }
00048
00049 static inline bool proto_chop_has_skip(proto_chop_t c) {
00050     return proto_chop_flags(c) & PROTO_CHOP_FLAG_SKIP;
00051 }
00052
00053 static inline bool proto_chop_has_end(proto_chop_t c) {
00054     return proto_chop_flags(c) & PROTO_CHOP_FLAG_END;
00055 }
00056

```

```

00057 static inline bool proto_chop_has_stop(proto_chop_t c) {
00058     return proto_chop_flags(c) & PROTO_CHOP_FLAG_STOP;
00059 }
00060
00061 static inline bool proto_chop_has_response_required(proto_chop_t c) {
00062     return proto_chop_flags(c) & PROTO_CHOP_FLAG_RESPONSE_REQUIRED;
00063 }
00064
00065 #endif

```

13.25 base/proto/packet.h File Reference

```

#include <assert.h>
#include "chop.h"
#include "payload.h"
#include "picochan/ids.h"
#include "picochan/bsize.h"

```

Data Structures

- struct [proto_packet](#)
a 4-byte command packet sent on a channel between CSS and CU or vice versa

Typedefs

- typedef struct [proto_packet](#) [proto_packet_t](#)
a 4-byte command packet sent on a channel between CSS and CU or vice versa

Functions

- static [proto_payload_t](#) [proto_get_payload](#) ([proto_packet_t](#) p)
- static [uint32_t](#) [proto_packet_as_word](#) ([proto_packet_t](#) p)
- static [uint16_t](#) [proto_get_count](#) ([proto_packet_t](#) p)
- static [uint16_t](#) [proto_decode_esize_payload](#) ([proto_packet_t](#) p)
- static [proto_packet_t](#) [proto_make_packet](#) ([proto_chop_t](#) chop, [pch_unit_addr_t](#) ua, [proto_payload_t](#) payload)
- static [proto_packet_t](#) [proto_make_count_packet](#) ([proto_chop_t](#) chop, [pch_unit_addr_t](#) ua, [uint16_t](#) count)
- static [proto_packet_t](#) [proto_make_esize_packet](#) ([proto_chop_t](#) chop, [pch_unit_addr_t](#) ua, [uint8_t](#) p0, [pch_bsize_t](#) esize)

13.26 packet.h

[Go to the documentation of this file.](#)

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_PROTO_PACKET_H
00007 #define _PCH_PROTO_PACKET_H
00008
00009 #include <assert.h>
00010 #include "chop.h"
00011 #include "payload.h"

```

```

00012 #include "picochan/ids.h"
00013 #include "picochan/bsize.h"
00014
00020
00030 typedef struct __attribute__((aligned(4))) proto_packet {
00031     proto_chop_t    chop;
00032     pch_unit_addr_t unit_addr;
00033     uint8_t         p0;
00034     uint8_t         p1;
00035 } proto_packet_t;
00036
00037 static_assert(sizeof(proto_packet_t) == 4, "proto_packet_t must be 4 bytes");
00038
00039 static inline proto_payload_t proto_get_payload(proto_packet_t p) {
00040     return ((proto_payload_t){p.p0, p.p1});
00041 }
00042
00043 static inline uint32_t proto_packet_as_word(proto_packet_t p) {
00044     return *(uint32_t *)p;
00045 }
00046
00047 // proto_get_count parses the payload of the packet as a 2-byte
00048 // big-endian value
00049 static inline uint16_t proto_get_count(proto_packet_t p) {
00050     return ((uint16_t)p.p0 << 8) + (uint16_t)p.p1; // big endian
00051 }
00052
00053 // proto_decode_esize_payload decodes the second byte of the payload
00054 // of the packet (p.p1), treating it as a pch_decode_bsize and using
00055 // pch_bsize_decode_raw to return the resulting count.
00056 static inline uint16_t proto_decode_esize_payload(proto_packet_t p) {
00057     return pch_bsize_decode_raw(p.p1);
00058 }
00059
00060 static inline proto_packet_t proto_make_packet(proto_chop_t chop, pch_unit_addr_t ua, proto_payload_t
payload) {
00061     return ((proto_packet_t){
00062         .chop = chop,
00063         .unit_addr = ua,
00064         .p0 = payload.p0,
00065         .p1 = payload.p1
00066     });
00067 }
00068
00069 static inline proto_packet_t proto_make_count_packet(proto_chop_t chop, pch_unit_addr_t ua, uint16_t
count) {
00070     return ((proto_packet_t){
00071         .chop = chop,
00072         .unit_addr = ua,
00073         .p0 = count / 256, // big-endian: high byte
00074         .p1 = count % 256 // big-endian: low byte
00075     });
00076 }
00077
00078 static inline proto_packet_t proto_make_esize_packet(proto_chop_t chop, pch_unit_addr_t ua, uint8_t
p0, pch_bsize_t esize) {
00079     return ((proto_packet_t){
00080         .chop = chop,
00081         .unit_addr = ua,
00082         .p0 = p0,
00083         .p1 = pch_bsize_unwrap(esize)
00084     });
00085 }
00086
00087 #endif

```

13.27 payload.h

```

00001 /*
00002 * Copyright (c) 2025 Malcolm Beattie
00003 * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_PROTO_PAYLOAD_H
00007 #define _PCH_PROTO_PAYLOAD_H
00008
00009 #include "picochan/bsize.h"
00010
00011 // proto_payload_t is a 2-byte channel operation payload. It can be a
00012 // count, a pair of bytes "ccwcmd", "esize" for START-like or a
00013 // byte of device status followed by an (optional) advertised write
00014 // window esize for a device status update operation. A payload of a
00015 // uint16_t is decoded as big endian.

```

```

00016 typedef struct proto_payload {
00017     uint8_t p0;
00018     uint8_t p1;
00019 } proto_payload_t;
00020
00021 // proto_parse_count_payload parses the payload as a 2-byte
00022 // big-endian value
00023 static inline uint16_t proto_parse_count_payload(proto_payload_t p) {
00024     return ((uint16_t)p.p0 « 8) + (uint16_t)p.p1; // big endian
00025 }
00026
00027 static inline uint8_t proto_parse_devstatus_payload_devs(proto_payload_t p) {
00028     return p.p0;
00029 }
00030
00031 static inline pch_bsize_t proto_parse_devstatus_payload_esize(proto_payload_t p) {
00032     return pch_bsize_wrap(p.p1);
00033 }
00034
00035 struct proto_parsed_devstatus_payload {
00036     uint16_t count;
00037     uint8_t devs;
00038 };
00039
00040 static inline proto_payload_t proto_make_count_payload(uint16_t count) {
00041     // big-endian encoding
00042     return ((proto_payload_t){
00043         .p0 = (uint8_t)(count / 256),
00044         .p1 = (uint8_t)(count % 256)
00045     });
00046 }
00047
00048 proto_payload_t proto_make_devstatus_payload(uint8_t devs, pch_bsize_t esize);
00049 proto_payload_t proto_make_start_payload(uint8_t ccwcmd, pch_bsize_t esize);
00050 struct proto_parsed_devstatus_payload proto_parse_devstatus_payload(proto_payload_t p);
00051
00052 #endif

```

13.28 bufferset.h

```

00001 /*
00002 * Copyright (c) 2025 Malcolm Beattie
00003 * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_TRC_BUFFERSET_H
00007 #define _PCH_TRC_BUFFERSET_H
00008
00009 #include "hardware/irq.h"
00010 #include "assert.h"
00011 #include "trace_lock.h"
00012
00013 // pch_trc_init_bufferset initialises the bufferset by filling in
00014 // the num_buffers, buffer_size and magic fields and zeroing out the
00015 // other fields
00016 void pch_trc_init_bufferset(pch_trc_bufferset_t *bs, uint32_t magic);
00017
00018 // pch_trc_init_buffer initialises buffer index n to buf.
00019 static inline void pch_trc_init_buffer(pch_trc_bufferset_t *bs, uint n, void *buf) {
00020     valid_params_if(PCH_TRC, n < PCH_TRC_NUM_BUFFERS);
00021     valid_params_if(PCH_TRC, ((uint32_t)buf & 0x3) == 0);
00022     bs->buffers[n] = buf;
00023 }
00024
00025 // pch_trc_init_contiguous_buffers initialises all buffers of bs
00026 // to be pointers to the PCH_TRC_NUM_BUFFERS consecutive
00027 // PCH_TRC_BUFFER_SIZE-bytes-sized buffers in the contiguous space
00028 // in buf. buf must therefore be a pointer to at least
00029 // PCH_TRC_NUM_BUFFERS*PCH_TRC_BUFFER_SIZE available bytes.
00030 void pch_trc_init_all_buffers(pch_trc_bufferset_t *bs, void *buf);
00031
00032 // pch_trc_switch_to_next_buffer_unsafe is for internal use.
00033 // The external API is pch_trc_switch_to_next_buffer which takes
00034 // the trace_lock and then calls this with a 0 for position.
00035 // Internally, this is used when allocating a slot for a new trace
00036 // record (which has already taken trace_lock) and in that situation
00037 // it is often called with a non-zero pos following the
00038 // newly-allocated trace record.
00039 static inline unsigned char *pch_trc_switch_to_next_buffer_unsafe(pch_trc_bufferset_t *bs, uint32_t
00040     pos) {
00041     bs->current_buffer_num = (bs->current_buffer_num + 1) % PCH_TRC_NUM_BUFFERS;
00042     bs->current_buffer_pos = pos;
00043     if (bs->irqnum > -1)

```

```

00043         irq_set_pending((irq_num_t)(bs->irqnum));
00044
00045     return bs->buffers[bs->current_buffer_num];
00046 }
00047
00048 // pch_trc_switch_to_next_buffer switches to the next trace buffer in
00049 // the bufferset. If bs->irqnum is non-negative, that IRQ is raised.
00050 // When the IRQ is raised, current_buffer_num has already been
00051 // incremented (modulo PCH_TRC_NUM_BUFFERS) and a trace record may be
00052 // in the process of writing to the new buffer. The IRQ handler will
00053 // typically want to start copying or sending the contents of
00054 // bs->buffers[bs->current_buffer_num-1] elsewhere and aim for
00055 // completion before the trace records fill remaining buffers and
00056 // wrap back around to overwrite that buffer.
00057 static inline unsigned char *pch_trc_switch_to_next_buffer(pch_trc_bufferset_t *bs) {
00058     uint32_t status = trace_lock();
00059     unsigned char *rec = pch_trc_switch_to_next_buffer_unsafe(bs, 0);
00060     trace_unlock(status);
00061     return rec;
00062 }
00063
00064 #endif

```

13.29 trace.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_TRC_TRACE_H
00007 #define _PCH_TRC_TRACE_H
00008
00009 // PICO_CONFIG: PARAM_ASSERTIONS_ENABLED_PCH_TRC, Enable/disable assertions in the pch_trc module,
00010 // type=bool, default=0, group=pch_trc
00011 #ifndef PARAM_ASSERTIONS_ENABLED_PCH_TRC
00012 #define PARAM_ASSERTIONS_ENABLED_PCH_TRC 0
00013 #endif
00014 #include <stddef.h>
00015 #include <string.h>
00016 #include "picochan/trc.h"
00017 #include "picochan/trc_records.h"
00018 #include "bufferset.h"
00019
00020 static_assert(sizeof(pch_trc_timestamp_t) == 6,
00021               "pch_trc_timestamp_t must be 6 bytes");
00022
00023 static_assert(sizeof(pch_trc_header_t) == 8,
00024               "pch_trc_header_t must be 8 bytes");
00025
00026 void *pch_trc_write_uncond(pch_trc_bufferset_t *bs, pch_trc_record_type_t rt, uint8_t data_size);
00027
00028 // pch_trc_write allocates and writes the header of a trace record
00029 // with the current timestamp and record type rt and returns a pointer
00030 // to the location where data_size bytes of associated trace should be
00031 // written. It returns NULL (without writing any header or taking any
00032 // other action) if no trace record should be written. This will be
00033 // the case if tracing was disabled globally at compile time
00034 // (PCH_CONFIG_ENABLE_TRACE was not defined or defined as 0) or if
00035 // tracing has been disabled (perhaps temporarily) at runtime by
00036 // setting pch_trc_enable to false or if the cond function argument is
00037 // false.
00038 static inline void *pch_trc_write(pch_trc_bufferset_t *bs, bool cond, pch_trc_record_type_t rt,
00039                                   uint8_t data_size) {
00040     #if PCH_CONFIG_ENABLE_TRACE
00041         if (!bs->enable // per-bufferset runtime tracing flag not enabled
00042             || !cond // per-function-call condition flag not enabled
00043             )
00044             return pch_trc_write_uncond(bs, rt, data_size);
00045     #else
00046         (void)bs;
00047         (void)cond;
00048         (void)rt;
00049         (void)data_size;
00050     #endif
00051     return NULL;
00052 }
00053
00054 #define PCH_TRC_WRITE(bs, cond, rt, data) do { \
00055     size_t __data_size = sizeof (data); \
00056     void *__rec = pch_trc_write((bs), (cond), (rt), __data_size); \

```

```

00057         if (__rec) \
00058             memcpy(__rec, &(data), __data_size); \
00059     } while (0)
00060
00061 bool pch_trc_set_enable(pch_trc_bufferset_t *bs, bool enable);
00062
00063 static inline bool pch_trc_is_enabled(pch_trc_bufferset_t *bs) {
00064     return bs->enable;
00065 }
00066
00067 #endif

```

13.30 trace_lock.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_TRC_TRACE_LOCK_H
00007 #define _PCH_TRC_TRACE_LOCK_H
00008
00009 #include "hardware/sync.h"
00010
00011 static inline uint32_t trace_lock(void) {
00012     return save_and_disable_interrupts();
00013 }
00014
00015 static inline void trace_unlock(uint32_t status) {
00016     restore_interrupts(status);
00017 }
00018
00019 #endif

```

13.31 txsm.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_TXSM_PENDING_XFER_H
00007 #define _PCH_TXSM_PENDING_XFER_H
00008
00009 // PICO_CONFIG: PARAM_ASSERTIONS_ENABLED_PCH_TXSM, Enable/disable assertions in the pch_txsm module,
00010 // type=bool, default=0, group=pch_txsm
00011 #ifndef PARAM_ASSERTIONS_ENABLED_PCH_TXSM
00012 #define PARAM_ASSERTIONS_ENABLED_PCH_TXSM 0
00013 #endif
00014 #include <stdint.h>
00015 #include "picochan/dmachan.h"
00016 #include "picochan/txsm_state.h"
00017
00018 // txsm provides a state machine that manages using a
00019 // dmachan_tx_channel to transmit a data buffer, driven by
00020 // tx completion handler calls.
00021 //
00022 // pch_txsm_t represents a pending data transfer.
00023 //      +-----+-----+-----+-----+-----+-----+-----+
00024 //      |           |   flags    |           |   count   |
00025 //      +-----+-----+-----+-----+-----+-----+-----+
00026 //                  |           |   addr    |
00027 //      +-----+-----+-----+-----+-----+-----+-----+
00028
00029 typedef struct pch_txsm {
00030     pch_txsm_state_t      state;
00031     uint16_t              count;
00032     uint32_t              addr;
00033 } pch_txsm_t;
00034
00035 // pch_txsm_busy returns whether px is non-Idle (i.e. it returns true
00036 // if and only if px is in state Pending or Sending).
00037 static inline bool pch_txsm_busy(pch_txsm_t *px) {
00038     return px->state != PCH_TXSM_IDLE;
00039 }
00040
00041 // Reset resets the state to Idle but does not change any

```

```

00042 // owner, addr or count set by SetPending
00043 static inline void pch_txsm_reset(pch_txsm_t *px) {
00044     px->state = PCH_TXSM_IDLE;
00045 }
00046
00047 // pch_txsm_set_pending stashies (addr, count) in px and moves its
00048 // state from Idle to Pending. It panics if px is Busy.
00049 static inline void pch_txsm_set_pending(pch_txsm_t *px, uint32_t addr, uint16_t count) {
00050     valid_params_if(PCH_TXSM, px->state == PCH_TXSM_IDLE);
00051
00052     px->state = PCH_TXSM_PENDING;
00053     px->addr = addr;
00054     px->count = count;
00055 }
00056
00057 enum pch_txsm_run_result pch_txsm_run(pch_txsm_t *px, dmachan_tx_channel_t *txch);
00058
00059 #endif

```

13.32 ccw_fetch.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_CSS_CCW_FETCH_H
00007 #define _PCH_CSS_CCW_FETCH_H
00008
00009 void fetch_chain_data_ccw(pch_schib_t *schib);
00010
00011 uint8_t fetch_first_command_ccw(pch_schib_t *schib);
00012
00013 uint8_t fetch_resume_ccw(pch_schib_t *schib);
00014
00015 uint8_t fetch_chain_ccw(pch_schib_t *schib);
00016
00017 uint8_t fetch_chain_command_ccw(pch_schib_t *schib);
00018
00019 #endif

```

13.33 css/channel.h File Reference

```

#include <stdint.h>
#include <stdbool.h>
#include "css_internal.h"
#include "txsm/txsm.h"
#include "proto/packet.h"

```

Data Structures

- struct [ua_slist](#)
- struct [pch_chp](#)

pch_chp_t is the CSS-side representation of a channel path to a control unit.

Macros

- #define **PCH_CHP_RX_RESPONSE_REQUIRED** 0x01
- #define **PCH_CHP CLAIMED** 0x02
- #define **PCH_CHP_ALLOCATED** 0x04
- #define **PCH_CHP_TX_ACTIVE** 0x20
- #define **EMPTY_UA_DLST** ((ua_dlist_t)-1)

Typedefs

- `typedef int16_t ua_dlist_t`
- `typedef struct ua_slist ua_slist_t`
- `typedef struct pch_chp pch_chp_t`

pch_chp_t is the CSS-side representation of a channel path to a control unit.

Functions

- `static bool pch_chp_is_rx_response_required (pch_chp_t *chp)`
- `static bool pch_chp_is_claimed (pch_chp_t *chp)`
- `static bool pch_chp_is_allocated (pch_chp_t *chp)`
- `static bool pch_chp_is_tx_active (pch_chp_t *chp)`
- `static void pch_chp_set_rx_response_required (pch_chp_t *chp, bool b)`
- `static void pch_chp_set_claimed (pch_chp_t *chp, bool b)`
- `static void pch_chp_set_allocated (pch_chp_t *chp, bool b)`
- `static void pch_chp_set_tx_active (pch_chp_t *chp, bool b)`
- `static bool pch_chp_is_traced_general (pch_chp_t *chp)`
- `static bool pch_chp_is_traced_link (pch_chp_t *chp)`
- `static bool pch_chp_is_traced_irq (pch_chp_t *chp)`
- `static ua_dlist_t make_ua_dlist (void)`
- `static int16_t peek_ua_dlist (ua_dlist_t *)`
- `void push_ua_dlist_unsafe (ua_dlist_t *, pch_chp_t *chp, pch_schib_t *schib)`
- `static void push_ua_dlist (ua_dlist_t *, pch_chp_t *chp, pch_schib_t *schib)`
- `pch_schib_t * remove_from_ua_dlist_unsafe (ua_dlist_t *, pch_chp_t *chp, pch_unit_addr_t ua)`
- `static pch_schib_t * remove_from_ua_dlist (ua_dlist_t *, pch_chp_t *chp, pch_unit_addr_t ua)`
- `static pch_schib_t * pop_ua_dlist_unsafe (ua_dlist_t *, pch_chp_t *chp)`
- `static pch_schib_t * pop_ua_dlist (ua_dlist_t *, pch_chp_t *chp)`
- `static ua_slist_t make_ua_slist (void)`
- `static void reset_ua_slist (ua_slist_t *)`
- `pch_schib_t * pop_ua_slist_unsafe (ua_slist_t *, pch_chp_t *chp)`
- `static pch_schib_t * pop_ua_slist (ua_slist_t *, pch_chp_t *chp)`
- `bool push_ua_slist_unsafe (ua_slist_t *, pch_chp_t *chp, pch_sid_t sid)`
- `static bool push_ua_slist (ua_slist_t *, pch_chp_t *chp, pch_sid_t sid)`
- `static pch_schib_t * pop_ua_response_slist (pch_chp_t *chp)`
- `static void push_ua_response_slist (pch_chp_t *chp, pch_sid_t sid)`
- `static proto_packet_t get_tx_packet (pch_chp_t *chp)`
- `void send_tx_packet (pch_chp_t *chp, pch_schib_t *schib, proto_packet_t p)`

13.34 channel.h

Go to the documentation of this file.

```
00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_CSS_CHANNEL_H
00007 #define _PCH_CSS_CHANNEL_H
00008
00009 #include <stdint.h>
00010 #include <stdbool.h>
00011 #include "css_internal.h"
00012 #include "txsm/txsm.h"
00013 #include "proto/packet.h"
00014
00020
```

```

00021 // ua_dlist_t is the head of a circular double-linked list of schibs
00022 // which all belong to the same channel, linked by the prevua/nextua
00023 // fields of schib.mda. It is the unit_addr_t of the head of the list
00024 // or else -1 if the list is empty.
00025 typedef int16_t ua_dlist_t;
00026
00027 // ua_slist_t is the head and tail of a single-linked list of schibs
00028 // which all belong to the same channel, linked by the nextua field of
00029 // schib.mda. It contains the unit_addr_t of the head and tail of
00030 // the list or else -1 if the list is empty.
00031 typedef struct ua_slist {
00032     int16_t head;
00033     int16_t tail;
00034 } ua_slist_t;
00035
00047 typedef struct __aligned(4) pch_chp {
00048     pch_channel_t           channel;
00049     pch_txsm_t              tx_pending;
00050     pch_sid_t               first_sid;
00051     uint16_t                num_devices; // [0, 256]
00052     // rx_data_for_ua: rx dma is active writing to CCW for this ua
00053     int16_t                 rx_data_for_ua;
00054     // rx_data_end_ds: if non-zero then, when rx data complete,
00055     // treat as an immediate implicit device status for update_status
00056     uint8_t                  rx_data_end_ds;
00057     uint8_t                  flags;
00058     uint8_t                  trace_flags;
00059     // ua_func_dlist: links via schib.prevua and .nextua
00060     ua_dlist_t               ua_func_dlist;
00061     // ua_response_slist: link via schib.nextua
00062     ua_slist_t               ua_response_slist;
00063 } pch_chp_t;
00064
00065 // values for pch_chp_t flags
00066 // rx_response_required: when rx data complete, peer wants response
00067 #define PCH_CHP_RX_RESPONSE_REQUIRED 0x01
00068 #define PCH_CHP_CLAIMED 0x02
00069 #define PCH_CHP_ALLOCATED 0x04
00070 // tx_active: tx dma is active
00071 #define PCH_CHP_TX_ACTIVE 0x20
00072
00073 static inline bool pch_chp_is_rx_response_required(pch_chp_t *chp) {
00074     return chp->flags & PCH_CHP_RX_RESPONSE_REQUIRED;
00075 }
00076
00077 static inline bool pch_chp_is_claimed(pch_chp_t *chp) {
00078     return chp->flags & PCH_CHP_CLAIMED;
00079 }
00080
00081 static inline bool pch_chp_is_allocated(pch_chp_t *chp) {
00082     return chp->flags & PCH_CHP_ALLOCATED;
00083 }
00084
00085 static inline bool pch_chp_is_tx_active(pch_chp_t *chp) {
00086     return chp->flags & PCH_CHP_TX_ACTIVE;
00087 }
00088
00089 static inline void pch_chp_set_rx_response_required(pch_chp_t *chp, bool b) {
00090     if (b)
00091         chp->flags |= PCH_CHP_RX_RESPONSE_REQUIRED;
00092     else
00093         chp->flags &= ~PCH_CHP_RX_RESPONSE_REQUIRED;
00094 }
00095
00096 static inline void pch_chp_set_claimed(pch_chp_t *chp, bool b) {
00097     if (b)
00098         chp->flags |= PCH_CHP_CLAIMED;
00099     else
00100         chp->flags &= ~PCH_CHP_CLAIMED;
00101 }
00102
00103 static inline void pch_chp_set_allocated(pch_chp_t *chp, bool b) {
00104     if (b)
00105         chp->flags |= PCH_CHP_ALLOCATED;
00106     else
00107         chp->flags &= ~PCH_CHP_ALLOCATED;
00108 }
00109
00110 static inline void pch_chp_set_tx_active(pch_chp_t *chp, bool b) {
00111     if (b)
00112         chp->flags |= PCH_CHP_TX_ACTIVE;
00113     else
00114         chp->flags &= ~PCH_CHP_TX_ACTIVE;
00115 }
00116
00117 static inline bool pch_chp_is_traced_general(pch_chp_t *chp) {
00118     return chp->trace_flags & PCH_CHP_TRACED_GENERAL;

```

```

00119 }
00120
00121 static inline bool pch_chp_is_traced_link(pch_chp_t *chp) {
00122     return chp->trace_flags & PCH_CHP_TRACED_LINK;
00123 }
00124
00125 static inline bool pch_chp_is_traced_irq(pch_chp_t *chp) {
00126     return chp->trace_flags & PCH_CHP_TRACED_IRQ;
00127 }
00128
00129 //
00130 // ua_dlist
00131 //
00132 #define EMPTY_UA_DLST ((ua_dlist_t)-1)
00133
00134 static inline ua_dlist_t make_ua_dlist(void) {
00135     return EMPTY_UA_DLST;
00136 }
00137
00138 static inline int16_t peek_ua_dlist(ua_dlist_t *l) {
00139     return (int16_t)*l;
00140 }
00141
00142 void push_ua_dlist_unsafe(ua_dlist_t *l, pch_chp_t *chp, pch_schib_t *schib);
00143
00144 static inline void push_ua_dlist(ua_dlist_t *l, pch_chp_t *chp, pch_schib_t *schib) {
00145     uint32_t status = schibs_lock();
00146     push_ua_dlist_unsafe(l, chp, schib);
00147     schibs_unlock(status);
00148 }
00149
00150 pch_schib_t *remove_from_ua_dlist_unsafe(ua_dlist_t *l, pch_chp_t *chp, pch_unit_addr_t ua);
00151
00152 static inline pch_schib_t *remove_from_ua_dlist(ua_dlist_t *l, pch_chp_t *chp, pch_unit_addr_t ua) {
00153     uint32_t status = schibs_lock();
00154     pch_schib_t *schib = remove_from_ua_dlist_unsafe(l, chp, ua);
00155     schibs_unlock(status);
00156     return schib;
00157 }
00158
00159 static inline pch_schib_t *pop_ua_dlist_unsafe(ua_dlist_t *l, pch_chp_t *chp) {
00160     if (*l == -1)
00161         return NULL;
00162
00163     return remove_from_ua_dlist_unsafe(l, chp, (pch_unit_addr_t)*l);
00164 }
00165
00166 static inline pch_schib_t *pop_ua_dlist(ua_dlist_t *l, pch_chp_t *chp) {
00167     uint32_t status = schibs_lock();
00168     pch_schib_t *schib = pop_ua_dlist_unsafe(l, chp);
00169     schibs_unlock(status);
00170     return schib;
00171 }
00172
00173 //
00174 // ua_slist
00175 //
00176
00177 static inline ua_slist_t make_ua_slist(void) {
00178     return ((ua_slist_t){-1, -1});
00179 }
00180
00181 static inline void reset_ua_slist(ua_slist_t *l) {
00182     l->head = -1;
00183     l->tail = -1;
00184 }
00185
00186 pch_schib_t *pop_ua_slist_unsafe(ua_slist_t *l, pch_chp_t *chp);
00187
00188 static inline pch_schib_t *pop_ua_slist(ua_slist_t *l, pch_chp_t *chp) {
00189     uint32_t status = schibs_lock();
00190     pch_schib_t *schib = pop_ua_slist_unsafe(l, chp);
00191     schibs_unlock(status);
00192     return schib;
00193 }
00194
00195 bool push_ua_slist_unsafe(ua_slist_t *l, pch_chp_t *chp, pch_sid_t sid);
00196
00197 static inline bool push_ua_slist(ua_slist_t *l, pch_chp_t *chp, pch_sid_t sid) {
00198     uint32_t status = schibs_lock();
00199     bool was_empty = push_ua_slist_unsafe(l, chp, sid);
00200     schibs_unlock(status);
00201     return was_empty;
00202 }
00203
00204 // popping from and pushing to the channel ua_response_slist of schibs
00205 // with response packets pending to be sent to their CUs

```

```

00206 static inline pch_schib_t *pop_ua_response_slist(pch_chp_t *chp) {
00207     return pop_ua_slist(&chp->ua_response_slist, chp);
00208 }
00209
00210 static inline void push_ua_response_slist(pch_chp_t *chp, pch_sid_t sid) {
00211     push_ua_slist(&chp->ua_response_slist, chp, sid);
00212 }
00213
00214 //
00215 // getting packets to/from the channel command buffers
00216 //
00217
00218 static inline proto_packet_t get_tx_packet(pch_chp_t *chp) {
00219     // chp.tx_channel is a dmachan_tx_channel_t which is the
00220     // first member of chp which is a pch_chp_t which is
00221     // __aligned(4) and cmd is the first member of tx_channel
00222     // so is 4-byte aligned. proto_packet_t is 4-bytes and also
00223     // __aligned(4) (and needing no more than 4-byte alignment)
00224     // but omitting the __builtin_assume_aligned below causes
00225     // gcc 14.1.0 to produce error
00226     // error: cast increases required alignment of target type
00227     // [-Werror=cast-align]
00228     proto_packet_t *pp = (proto_packet_t *)
00229     __builtin_assume_aligned(&chp->channel.tx.link.cmd, 4);
00230     return *pp;
00231 }
00232
00233 void send_tx_packet(pch_chp_t *chp, pch_schib_t *schib, proto_packet_t p);
00234
00235 #endif

```

13.35 css/css_internal.h File Reference

```

#include <stdint.h>
#include <assert.h>
#include "hardware/sync.h"
#include "hardware/irq.h"
#include "picochan/css.h"
#include "schibs_lock.h"
#include "schib_internal.h"
#include "schib_dlist.h"
#include "channel.h"
#include "picochan/dmachan.h"
#include "trc/trace.h"

```

Data Structures

- struct **css**
struct css is a channel subsystem (CSS)

Macros

- #define **PARAM_ASSERTIONS_ENABLED_PCH_CSS** 0
- #define **NUM_IRQ_INDEXES NUM PIO IRQS**

Functions

- static `pch_schib_t * get_schib (pch_sid_t sid)`
- static `pch_chp_t * pch_get_chp (pch_chpid_t chpid)`
- static `pch_chpid_t pch_get_chpid (pch_chp_t *chp)`
- static `schib_dlist_t * get_isc_dlist (uint8_t iscnnum)`
- static `pch_schib_t * get_schib_by_chp (pch_chp_t *chp, pch_unit_addr_t ua)`
- static `pch_sid_t get_sid (pch_schib_t *schib)`
- static bool `css_is_started (void)`
- static void `reset_subchannel_to_idle (pch_schib_t *schib)`
- static void `css_clear_pending_subchannel (pch_schib_t *schib)`
- void __isr `pch_css_dma_irq_handler (void)`
- void __isr `pch_css_pio_irq_handler (void)`
- void `suspend_or_send_start_packet (pch_chp_t *chp, pch_schib_t *schib, uint8_t ccwcmd)`
- void `do_command_chain_and_send_start (pch_chp_t *chp, pch_schib_t *schib)`
- void `send_command_with_data (pch_chp_t *chp, pch_schib_t *schib, proto_packet_t p, uint16_t count)`
- void `send_update_room (pch_chp_t *chp, pch_schib_t *schib)`
- void `send_data_response (pch_chp_t *chp, pch_schib_t *schib)`
- void `css_handle_rx_complete (pch_chp_t *chp)`
- void `css_handle_tx_complete (pch_chp_t *chp)`
- `pch_schib_t * pop_pending_schib_from_isc (uint8_t iscnnum)`
- void `remove_from_isc_dlist (uint8_t iscnnum, pch_sid_t sid)`
- void `push_to_isc_dlist (pch_schib_t *schib)`
- `pch_schib_t * pop_pending_schib (void)`
- void `css_notify (pch_schib_t *schib, uint8_t devs)`
- static `pch_intcode_t css_make_intcode (pch_schib_t *schib)`

Variables

- struct `css CSS`

13.35.1 Variable Documentation

13.35.1.1 CSS

```
struct css CSS [extern]
```

CSS is a channel subsystem. It is intended to be a singleton and is just a convenience for gathering together the global variables associated with the CSS.

13.36 css_internal.h

[Go to the documentation of this file.](#)

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_CSS_CSS_INTERNAL_H
00007 #define _PCH_CSS_CSS_INTERNAL_H
00008
00009 // PICO_CONFIG: PARAM_ASSERTIONS_ENABLED_PCH_CSS, Enable/disable assertions in the pch_css module,
00010 // type=bool, default=0, group=pch_css
00011 #ifndef PARAM_ASSERTIONS_ENABLED_PCH_CSS
00012 #define PARAM_ASSERTIONS_ENABLED_PCH_CSS 0
00013 #endif
00014 #include <stdint.h>
00015 #include <assert.h>
00016 #include "hardware/sync.h"
00017 #include "hardware/irq.h"
00018 #include "picochan/css.h"
00019 #include "schibs_lock.h"
00020 #include "schib_internal.h"
00021 #include "schib_dlist.h"
00022 #include "channel.h"
00023 #include "picochan/dmachan.h"
00024 #include "trc/trace.h"
00025
00026 #if NUM_DMA_IRQS < NUM PIO IRQS
00027 #define NUM IRQ INDEXES NUM DMA IRQS
00028 #else
00029 #define NUM IRQ INDEXES NUM PIO IRQS
00030 #endif
00031
00032
00033
00034 struct css {
00035     schib_dlist_t    isc_dlists[PCH_NUM_ISCS]; // indexed by ISC
00036     io_callback_t    io_callback;
00037     bool            dma_irq_configured;
00038     bool            pio_irq_configured[NUM IRQ INDEXES];
00039     int16_t          io_irqnum;
00040     int16_t          func_irqnum;
00041     uint8_t          isc_enable_mask;
00042     uint8_t          isc_status_mask;
00043     pch_irq_index_t irq_index;
00044     int8_t           core_num;
00045     pch_sid_t        next_sid;
00046     pch_trc_bufferset_t trace_bs;
00047     pch_chp_t        chps[PCH_NUM_CHANNELS];
00048     pch_schib_t      schibs[PCH_NUM_SCHIBS];
00049 };
00050
00051 extern struct css CSS;
00052
00053 static inline pch_schib_t *get_schib(pch_sid_t sid) {
00054     return &CSS.schibs[sid];
00055 }
00056
00057 static inline pch_chp_t *pch_get_chp(pch_chpid_t chpid) {
00058     return &CSS.chps[chpid];
00059 }
00060
00061 static inline pch_chpid_t pch_get_chpid(pch_chp_t *chp) {
00062     int32_t n = chp - &CSS.chps[0];
00063     assert(n >= 0 && n < PCH_NUM_CHANNELS);
00064     return (pch_chpid_t)n;
00065 }
00066
00067 static inline schib_dlist_t *get_isc_dlist(uint8_t iscnnum) {
00068     valid_params_if(PCH_CSS, iscnnum < PCH_NUM_ISCS);
00069     return &CSS.isc_dlists[iscnnum];
00070 }
00071
00072 static inline pch_schib_t *get_schib_by_chp(pch_chp_t *chp, pch_unit_addr_t ua) {
00073     valid_params_if(PCH_CSS, (uint16_t)ua < chp->num_devices);
00074     return get_schib(chp->first_sid + (pch_sid_t)ua);
00075 }
00076
00077 static inline pch_sid_t get_sid(pch_schib_t *schib) {
00078     // if we definitely decide to include intparm in the PMCW then
00079     // the schib size is 32 bytes so we could easily check the low
00080     // 5 bits are all zero as a valid_params_if check too.
00081     valid_params_if(PCH_CSS,
00082                     schib >= &CSS.schibs[0]

```

```

00092             && schib < &CSS.schibs[PCH_NUM_SCHIBS]);
00093
00094     return schib - CSS.schibs;
00095 }
00096
00097 static inline bool css_is_started(void) {
00098     return CSS.irq_index >= 0;
00099 }
00100
00101 static inline void reset_subchannel_to_idle(pch_schib_t *schib) {
00102     const uint16_t mask = PCH_FC_START|PCH_FC_HALT|PCH_FC_CLEAR
00103         | PCH_AC_RESUME_PENDING|PCH_AC_START_PENDING
00104         | PCH_AC_HALT_PENDING|PCH_AC_CLEAR_PENDING
00105         | PCH_AC_SUSPENDED | PCH_SC_PENDING;
00106
00107     schib->sccw.ctrl_flags &= ~mask;
00108 }
00109
00110 static inline void css_clear_pending_subchannel(pch_schib_t *schib) {
00111     valid_params_if(PCH_CSS, schib_is_status_pending(schib));
00112
00113     if (schib->sccw.ctrl_flags & PCH_SC_INTERMEDIATE) {
00114         // TODO Don't do clearing unless various flag
00115         // combinations are set.
00116     }
00117
00118     reset_subchannel_to_idle(schib);
00119 }
00120
00121 void __isr pch_css_dma_irq_handler(void);
00122 void __isr pch_css_pio_irq_handler(void);
00123
00124 void suspend_or_send_start_packet(pch_chp_t *chp, pch_schib_t *schib, uint8_t ccwcmd);
00125 void do_command_chain_and_send_start(pch_chp_t *chp, pch_schib_t *schib);
00126 void send_command_with_data(pch_chp_t *chp, pch_schib_t *schib, proto_packet_t p, uint16_t count);
00127 void send_update_room(pch_chp_t *chp, pch_schib_t *schib);
00128 void send_data_response(pch_chp_t *chp, pch_schib_t *schib);
00129 void css_handle_rx_complete(pch_chp_t *chp);
00130 void css_handle_tx_complete(pch_chp_t *chp);
00131
00132 //
00133 // isc dlists
00134 //
00135
00136 pch_schib_t *pop_pending_schib_from_isc(uint8_t iscnum);
00137 void remove_from_isc_dlist(uint8_t iscnum, pch_sid_t sid);
00138 void push_to_isc_dlist(pch_schib_t *schib);
00139 pch_schib_t *pop_pending_schib(void);
00140 void css_notify(pch_schib_t *schib, uint8_t devs);
00141
00142 static inline pch_intcode_t css_make_intcode(pch_schib_t *schib) {
00143     pch_intcode_t ic = { 0 }; // all fields zeroes, including cc
00144     if (schib) {
00145         pch_sid_t sid = get_sid(schib);
00146         ic.intparm = schib->pmcw.intparm;
00147         ic.sid = sid;
00148         ic.flags = pch_pmcw_isc(&schib->pmcw);
00149         ic.cc = 1; // cc=1 means intcode stored [sic]
00150     }
00151
00152     return ic;
00153 }
00154
00155 #endif

```

13.37 css_trace.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_CSS_CSS_TRACE_H
00007 #define _PCH_CSS_CSS_TRACE_H
00008
00009 #include "css_internal.h"
00010
00011 #include "picochan/trc_records.h"
00012 #include "trc/trace.h"
00013
00014 #define PCH_CSS_TRACE_COND(rt, cond, data) \
00015     PCH_TRC_WRITE(&CSS.trace_bs, (cond), (rt), (data))
00016

```

```

00017 #define PCH_CSS_TRACE(rt, data) PCH_CSS_TRACE_COND((rt), true, (data))
00018
00019 static inline void trace_schib_byte(pch_trc_record_type_t rt, pch_schib_t *schib, uint8_t byte) {
00020     PCH_CSS_TRACE_COND(rt, schib_is_traced(schib),
00021                         ((struct pch_trdata_sid_byte){get_sid(schib), byte}));
00022 }
00023
00024 static inline void trace_schib_word_byte(pch_trc_record_type_t rt, pch_schib_t *schib, uint32_t word,
00025                                         uint8_t byte) {
00026     PCH_CSS_TRACE_COND(rt, schib_is_traced(schib),
00027                         ((struct pch_trdata_word_sid_byte){word, get_sid(schib), byte}));
00028 }
00029
00030 static inline void trace_schib_packet(pch_trc_record_type_t rt, pch_schib_t *schib, proto_packet_t p,
00031                                         uint16_t seqnum) {
00032     PCH_CSS_TRACE_COND(rt, schib_is_traced(schib),
00033                         ((struct pch_trdata_packet_sid){
00034                             .packet = proto_packet_as_word(p),
00035                             .sid = get_sid(schib),
00036                             .seqnum = seqnum
00037                         }));
00038
00039 static inline void trace_schib_ccw(pch_trc_record_type_t rt, pch_schib_t *schib, pch_ccw_t *ccw_addr,
00040                                   pch_ccw_t ccw) {
00041     PCH_CSS_TRACE_COND(rt, schib_is_traced(schib),
00042                         ((struct pch_trdata_ccw_addr_sid){
00043                             .ccw = ccw,
00044                             .addr = (uint32_t)ccw_addr,
00045                             .sid = get_sid(schib)
00046                         }));
00047
00048 static inline void trace_schib_callback(pch_trc_record_type_t rt, pch_schib_t *schib, pch_intcode_t
00049                                         *ic) {
00050     PCH_CSS_TRACE_COND(rt, schib_is_traced(schib),
00051                         ((struct pch_trdata_intcode_scsw){
00052                             .intcode = *ic,
00053                             .scsw = schib->scsw,
00054                         }));
00055
00056 static inline void trace_schib_scsw_cc(pch_trc_record_type_t rt, pch_schib_t *schib, pch_scsw_t *scsw,
00057                                         uint8_t cc) {
00058     PCH_CSS_TRACE_COND(rt, schib_is_traced(schib),
00059                         ((struct pch_trdata_scsw_sid_cc){
00060                             .scsw = *scsw,
00061                             .sid = get_sid(schib),
00062                             .cc = cc
00063                         }));
00064
00065 static inline void trace_chp_irq(pch_trc_record_type_t rt, pch_chp_t *chp, pch_irq_index_t irq_index,
00066                                 uint8_t tx_irq_state, uint8_t rx_irq_state) {
00067     PCH_CSS_TRACE_COND(rt,
00068                         pch_chp_is_traced_irq(chp), ((struct pch_trdata_id_irq){
00069                             .id = pch_get_chpid(chp),
00070                             .irq_index = irq_index,
00071                             .tx_state = tx_irq_state << 4
00072                             | chp->channel.tx.u.mem.src_state,
00073                             .rx_state = rx_irq_state << 4
00074                             | chp->channel.rx.u.mem.dst_state
00075                         }));
00076
00077 static inline void trace_chp_irq_progress(pch_trc_record_type_t rt, pch_chp_t *chp, bool rxcomplete,
00078                                         bool txcomplete, bool progress) {
00079     PCH_CSS_TRACE_COND(rt,
00080                         pch_chp_is_traced_irq(chp), ((struct pch_trdata_id_byte){
00081                             .id = pch_get_chpid(chp),
00082                             .byte = ((uint8_t)rxcomplete << 2)
00083                             | ((uint8_t)txcomplete << 1)
00084                             | (uint8_t)progress
00085                         }));
00086
00087 #endif

```

13.38 css/include/picochan/css.h File Reference

```
#include "hardware/irq.h"
#include "hardware/dma.h"
```

```
#include "hardware/sync.h"
#include "hardware/uart.h"
#include "pico/time.h"
#include "picochan/schib.h"
#include "picochan/ccw.h"
#include "picochan/intcode.h"
#include "picochan/dmachan.h"
```

Macros

- `#define PCH_NUM_SCHIBS`
The number of subchannels.
- `#define PCH_NUM_CHANNELS`
The number of channels that the CSS can use.
- `#define PCH_NUM_ISCS`
The number of interrupt service classes.
- `#define PCH_CSS_BUFFERSET_MAGIC 0x70437353`
- `#define PCH_CHP_TRACED_IRQ 0x04`
- `#define PCH_CHP_TRACED_LINK 0x02`
- `#define PCH_CHP_TRACED_GENERAL 0x01`
- `#define PCH_CHP_TRACED_MASK 0x07`

Typedefs

- `typedef void(* io_callback_t) (pch_intcode_t, pch_scsw_t)`
A callback function to be invoked when a subchannel becomes status pending.

Functions

- `static void * pch_ccw_get_addr (pch_ccw_t ccw)`
Get the addr field of a CCW as a pointer.
- `void pch_css_init (void)`
Initialise CSS.
- `int8_t pch_css_get_core_num (void)`
- `int8_t pch_css_get_irq_index (void)`
- `int16_t pch_css_get_func_irq (void)`
- `int16_t pch_css_get_io_irq (void)`
- `void pch_css_set_irq_index (pch_irq_index_t irq_index)`
- `void pch_css_configure_dma_irq_exclusive (void)`
- `void pch_css_configure_dma_irq_shared (uint8_t order_priority)`
- `void pch_css_configure_dma_irq_shared_default (void)`
- `void pch_css_configure_dma_irq_if_needed (void)`
- `void pch_css_configure_pio_irq_exclusive (PIO pio)`
- `void pch_css_configure_pio_irq_shared (PIO pio, uint8_t order_priority)`
- `void pch_css_configure_pio_irq_shared_default (PIO pio)`
- `void pch_css_configure_pio_irq_if_needed (PIO pio)`
- `void pch_css_set_func_irq (irq_num_t irqnum)`
Low-level functions to set the IRQ number that the CSS uses for application API notification to CSS.
- `void pch_css_configure_func_irq_exclusive (irq_num_t irqnum)`
- `void pch_css_configure_func_irq_shared (irq_num_t irqnum, uint8_t order_priority)`

- void **pch_css_configure_func_irq_shared_default** (irq_num_t irqnum)
 - bool **pch_css_configure_func_irq_unused_exclusive** (bool required)
 - bool **pch_css_configure_func_irq_unused_shared** (bool required, uint8_t order_priority)
 - bool **pch_css_configure_func_irq_unused_shared_default** (bool required)
 - void **pch_css_auto_configure_func_irq** (void)
 - void **pch_css_set_io_irq** (irq_num_t irqnum)
 - Low-level function to set the IRQ number that the CSS uses for I/O interrupt notification.*
- void **pch_css_configure_io_irq_exclusive** (irq_num_t irqnum)
 - void **pch_css_configure_io_irq_shared** (irq_num_t irqnum, uint8_t order_priority)
 - void **pch_css_configure_io_irq_shared_default** (irq_num_t irqnum)
 - bool **pch_css_configure_io_irq_unused_exclusive** (bool required)
 - bool **pch_css_configure_io_irq_unused_shared** (bool required, uint8_t order_priority)
 - bool **pch_css_configure_io_irq_unused_shared_default** (bool required)
 - void **pch_css_auto_configure_io_irq** (void)
 - **io_callback_t pch_css_set_io_callback** (**io_callback_t** io_callback)
 - Low-level function to set the I/O callback function that the CSS invokes if its I/O interrupt handler has been set to pch_css_io_irq_handler. pch_css_start(io_callback, isc_mask) with io_callback non-NULL.*
- void **pch_css_start** (**io_callback_t** io_callback, uint8_t isc_mask)
 - Starts CSS operation after setting the io_callback (if non-NULL), configuring and enabling any needed CSS IRQ handlers that have not yet been set and setting the mask of ISCs that trigger I/O interrupts to be isc_mask.*
- bool **pch_css_set_trace** (bool trace)
 - Sets whether CSS tracing is enabled.*
- uint8_t **pch_chp_set_trace_flags** (**pch_chpid_t** chpid, uint8_t trace_flags)
 - Sets what CSS trace events are enabled for channel chpid. Flags may be a combination of PCH_CHP_TRACED_→ GENERAL, PCH_CHP_TRACED_LINK, PCH_CHP_TRACED_IRQ. Value PCH_CHP_TRACED_MASK is the set of all valid trace flags. If these flags do not include PCH_CHP_TRACED_GENERAL then no trace records are written for schibs using this channel regardless of any per-schib trace flags. Returns the old set of trace flags.*
- bool **pch_chp_set_trace** (**pch_chpid_t** chpid, bool trace)
 - Uses [pch_chp_set_trace_flags\(\)](#) to sets all available chpid trace flags (if trace is true) or unsets all available chpid trace flags (if trace is false). Returns true if any were changed.*
- void __isr **pch_css_func_irq_handler** (void)
 - void __isr **pch_css_io_irq_handler** (void)
 - void **pch_chp_start** (**pch_chpid_t** chpid)
 - Starts channel chpid connection to its remote CU.*
 - void **pch_chp_claim** (**pch_chpid_t** chpid)
 - Mark channel path chpid as claimed. Panics if it is already claimed or allocated.*
 - int **pch_chp_claim_unused** (bool required)
 - Claims the next unclaimed and unallocated channel path and returns its CHPID (a **pch_chpid_t** cast to int). If no channel path is available, panics if required is true or else returns -1.*
 - **pch_sid_t pch_chp_alloc** (**pch_chpid_t** chpid, uint16_t num_devices)
 - Allocates num_devices schibs for use by channel chpid.*
 - void **pch_chp_configure_uartchan** (**pch_chpid_t** chpid, **uart_inst_t** *uart, **pch_uartchan_config_t** *cfg)
 - Configure a UART channel.*
 - void **pch_chp_configure_piochan** (**pch_chpid_t** chpid, **pch_pio_config_t** *cfg, **pch_piochan_config_t** *pc)
 - Configure a PIO channel.*
 - void **pch_chp_configure_memchan** (**pch_chpid_t** chpid, **pch_channel_t** *chpeer)
 - Configure a memchan channel.*
 - **pch_channel_t** * **pch_chp_get_channel** (**pch_chpid_t** chpid)
 - Get the underlying channel from a channel path from CSS to CU.*
 - int **pch_sch_start** (**pch_sid_t** sid, **pch_ccw_t** *ccw_addr)
 - Start a channel program for a subchannel.*
 - int **pch_sch_resume** (**pch_sid_t** sid)
 - Resume a channel program for a subchannel.*

- int [pch_sch_test](#) ([pch_sid_t](#) sid, [pch_scsw_t](#) *scsw)

Test the status of a subchannel, clearing various status conditions of status is pending.
- int [pch_sch_modify](#) ([pch_sid_t](#) sid, [pch_pmcw_t](#) *pmcw)

Modifies the PMCW field of a subchannel.
- int [pch_sch_store](#) ([pch_sid_t](#) sid, [pch_schib_t](#) *out_schib)

Stores the contents of the schib for subchannel sid to out_schib.
- int [pch_sch_cancel](#) ([pch_sid_t](#) sid)

Cancel a channel program that has not yet started.
- int [pch_sch_halt](#) ([pch_sid_t](#) sid)

Halt a channel program.
- [pch_intcode_t pch_test_pending_interruption](#) (void)

Test if there is a pending I/O interruption.
- int [pch_sch_store_pmcw](#) ([pch_sid_t](#) sid, [pch_pmcw_t](#) *out_pmcw)

Stores the contents of the PMCW part of the schib for subchannel sid to out_pmcw.
- int [pch_sch_store_scsw](#) ([pch_sid_t](#) sid, [pch_scsw_t](#) *out_scsw)

Stores the contents of the SCSW part of the schib for subchannel sid to out_scsw.
- int [pch_sch_modify_intparm](#) ([pch_sid_t](#) sid, [uint32_t](#) intparm)

Modifies the intparm field of the PMCW part of the schib for subchannel sid.
- int [pch_sch_modify_flags](#) ([pch_sid_t](#) sid, [uint16_t](#) flags)

Modifies the flags field of the PMCW part of the schib for subchannel sid.
- int [pch_sch_modify_isc](#) ([pch_sid_t](#) sid, [uint8_t](#) isc)

Modifies the isc field of the PMCW part of the schib for subchannel sid.
- int [pch_sch_modify_enabled](#) ([pch_sid_t](#) sid, bool enabled)

Modifies enabled flag of the schib for subchannel sid.
- int [pch_sch_modify_traced](#) ([pch_sid_t](#) sid, bool traced)

Modifies traced flag of the schib for subchannel sid.
- void ([pch_sid_t](#) sid, uint count, [uint8_t](#) isc)

Calls [pch_sch_modify_isc\(\)](#) on count subchannels starting from sid, panicking if any call fails.
- void ([pch_sid_t](#) sid, uint count, bool enabled)

Calls [pch_sch_modify_enabled\(\)](#) on count subchannels starting from sid, panicking if any call fails.
- int [pch_sch_wait](#) ([pch_sid_t](#) sid, [pch_scsw_t](#) *scsw)

Wait for an I/O interruption condition for subchannel sid.
- int [pch_sch_wait_timeout](#) ([pch_sid_t](#) sid, [pch_scsw_t](#) *scsw, [absolute_time_t](#) timeout_timestamp)

Wait for an I/O interruption condition for subchannel sid with a timeout.
- int [pch_sch_run_wait](#) ([pch_sid_t](#) sid, [pch_ccw_t](#) *ccw_addr, [pch_scsw_t](#) *scsw)

Start a channel program for a subchannel and wait for an I/O interruption condition.
- int [pch_sch_run_wait_timeout](#) ([pch_sid_t](#) sid, [pch_ccw_t](#) *ccw_addr, [pch_scsw_t](#) *scsw, [absolute_time_t](#) timeout_timestamp)

Start a channel program for a subchannel and wait for an I/O interruption condition with a timeout.
- void [pch_css_trace_write_user](#) ([pch_trc_record_type_t](#) rt, void *data, [uint8_t](#) data_size)

13.39 css.h

[Go to the documentation of this file.](#)

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_API_CSS_H
00007 #define _PCH_API_CSS_H
00008

```

```
00009 #include "hardware/irq.h"
00010 #include "hardware/dma.h"
00011 #include "hardware/sync.h"
00012 #include "hardware/uart.h"
00013 #include "pico/time.h"
00014 #include "picochan/schib.h"
00015 #include "picochan/ccw.h"
00016 #include "picochan/intcode.h"
00017 #include "picochan/dmachan.h"
00018
00024
00035 #ifndef PCH_NUM_SCHIBS
00036 #define PCH_NUM_SCHIBS 32
00037 #endif
00038 static_assert(PCH_NUM_SCHIBS >= 1 && PCH_NUM_SCHIBS <= 65536,
00039     "PCH_NUM_SCHIBS must be between 1 and 65536");
00040
00052 #ifndef PCH_NUM_CHANNELS
00053 #define PCH_NUM_CHANNELS 4
00054 #endif
00055 static_assert(PCH_NUM_CHANNELS >= 1 && PCH_NUM_CHANNELS <= 256,
00056     "PCH_NUM_CHANNELS must be between 1 and 256");
00057
00069 #ifndef PCH_NUM_ISCS
00070 #define PCH_NUM_ISCS 8
00071 #endif
00072 static_assert(PCH_NUM_ISCS >= 1 && PCH_NUM_ISCS <= 8,
00073     "PCH_NUM_ISCS must be between 1 and 8");
00074
00075 #define PCH_CSS_BUFFERSET_MAGIC 0x70437353
00076
00080
00081 typedef void(*io_callback_t)(pch_intcode_t, pch_scs_w_t);
00082
00092 static inline void *pch_ccw_get_addr(pch_ccw_t ccw) {
00093     return (void *)ccw.addr;
00094 }
00095
00101 void pch_css_init(void);
00102
00103 // Accessor functions for basic CSS settings
00104 int8_t pch_css_get_core_num(void);
00105 int8_t pch_css_get_irq_index(void);
00106 int16_t pch_css_get_func_irq(void);
00107 int16_t pch_css_get_io_irq(void);
00108
00109 // A variety of different initialisation functions for configuring
00110 // CSS IRQ index and IRQs and handler attributes for DMA, PIO,
00111 // function and I/O IRQs.
00112
00113 void pch_css_set_irq_index(pch_irq_index_t irq_index);
00114
00115 void pch_css_configure_dma_irq_exclusive(void);
00116 void pch_css_configure_dma_irq_shared(uint8_t order_priority);
00117 void pch_css_configure_dma_irq_shared_default(void);
00118 void pch_css_configure_dma_irq_if_needed(void);
00119
00120 void pch_css_configure_pio_irq_exclusive(PIO pio);
00121 void pch_css_configure_pio_irq_shared(PIO pio, uint8_t order_priority);
00122 void pch_css_configure_pio_irq_shared_default(PIO pio);
00123 void pch_css_configure_pio_irq_if_needed(PIO pio);
00124
00125 void pch_css_set_func_irq(irq_num_t irqnum);
00126 void pch_css_configure_func_irq_exclusive(irq_num_t irqnum);
00127 void pch_css_configure_func_irq_shared(irq_num_t irqnum, uint8_t order_priority);
00128 void pch_css_configure_func_irq_shared_default(irq_num_t irqnum);
00129
00130 bool pch_css_configure_func_irq_unused_exclusive(bool required);
00131 bool pch_css_configure_func_irq_unused_shared(bool required, uint8_t order_priority);
00132 bool pch_css_configure_func_irq_unused_shared_default(bool required);
00133 void pch_css_auto_configure_func_irq(void);
00134
00135 void pch_css_set_io_irq(irq_num_t irqnum);
00136 void pch_css_configure_io_irq_exclusive(irq_num_t irqnum);
00137 void pch_css_configure_io_irq_shared(irq_num_t irqnum, uint8_t order_priority);
00138 void pch_css_configure_io_irq_shared_default(irq_num_t irqnum);
00139
00140 bool pch_css_configure_io_irq_unused_exclusive(bool required);
00141 bool pch_css_configure_io_irq_unused_shared(bool required, uint8_t order_priority);
00142 bool pch_css_configure_io_irq_unused_shared_default(bool required);
00143 void pch_css_auto_configure_io_irq(void);
00144
00145 io_callback_t pch_css_set_io_callback(io_callback_t io_callback);
00146
00147 void pch_css_start(io_callback_t io_callback, uint8_t isc_mask);
00148
00149 bool pch_css_set_trace(bool trace);
```

```

00208
00209 uint8_t pch_chp_set_trace_flags(pch_chpid_t chpid, uint8_t trace_flags);
00210
00211 #define PCH_CHP_TRACED_IRQ          0x04
00212 #define PCH_CHP_TRACED_LINK         0x02
00213 #define PCH_CHP_TRACED_GENERAL      0x01
00214
00215 #define PCH_CHP_TRACED_MASK        0x07
00216
00217 bool pch_chp_set_trace(pch_chpid_t chpid, bool trace);
00218
00219 void __isr pch_css_func_irq_handler(void);
00220 void __isr pch_css_io_irq_handler(void);
00221
00222 void pch_css_set_io_irq(irq_num_t irqnum);
00223
00224 io_callback_t pch_css_set_io_callback(io_callback_t io_callback);
00225
00226 void pch_chp_start(pch_chpid_t chpid);
00227
00228 // Channel initialisation
00229
00230 void pch_chp_claim(pch_chpid_t chpid);
00231
00232 int pch_chp_claim_unused(bool required);
00233
00234 pch_sid_t pch_chp_alloc(pch_chpid_t chpid, uint16_t num_devices);
00235
00236
00237 void pch_chp_configure_uartchan(pch_chpid_t chpid, uart_inst_t *uart, pch_uartchan_config_t *cfg);
00238
00239
00240 void pch_chp_configure_piochan(pch_chpid_t chpid, pch_pio_config_t *cfg, pch_piochan_config_t *pc);
00241
00242 void pch_chp_configure_memchan(pch_chpid_t chpid, pch_channel_t *chpeer);
00243
00244 // Channel initialisation low-level helpers
00245
00246 pch_channel_t *pch_chp_get_channel(pch_chpid_t chpid);
00247
00248 // Architectural API for subchannels and channel programs
00249
00250 int pch_sch_start(pch_sid_t sid, pch_ccw_t *ccw_addr);
00251
00252 int pch_sch_resume(pch_sid_t sid);
00253
00254 int pch_sch_test(pch_sid_t sid, pch_scsw_t *scsw);
00255
00256 int pch_sch_modify(pch_sid_t sid, pch_pmcw_t *pmcw);
00257
00258 int pch_sch_store(pch_sid_t sid, pch_schib_t *out_schib);
00259
00260 int pch_sch_cancel(pch_sid_t sid);
00261
00262 int pch_sch_halt(pch_sid_t sid);
00263
00264 pch_intcode_t pch_test_pending_interruption(void);
00265
00266 // API additions with internal optimisation
00267
00268 int pch_sch_store_pmcw(pch_sid_t sid, pch_pmcw_t *out_pmcw);
00269
00270 int pch_sch_store_scsw(pch_sid_t sid, pch_scsw_t *out_scsw);
00271
00272 // Convenience API functions that wrap the architectural API
00273
00274 int pch_sch_modify_intparm(pch_sid_t sid, uint32_t intparm);
00275
00276 int pch_sch_modify_flags(pch_sid_t sid, uint16_t flags);
00277
00278 int pch_sch_modify_isc(pch_sid_t sid, uint8_t isc);
00279
00280 int pch_sch_modify_enabled(pch_sid_t sid, bool enabled);
00281
00282 int pch_sch_modify_traced(pch_sid_t sid, bool traced);
00283
00284 void __time_critical_func(pch_sch_modify_isc_range)(pch_sid_t sid, uint count, uint8_t isc);
00285
00286 void __time_critical_func(pch_sch_modify_enabled_range)(pch_sid_t sid, uint count, bool enabled);
00287
00288 void __time_critical_func(pch_sch_modify_traced_range)(pch_sid_t sid, uint count, bool traced);
00289
00290 // These functions should only be called while the ISC for the
00291 // subchannel has been disabled
00292
00293 int pch_sch_wait(pch_sid_t sid, pch_scsw_t *scsw);

```

```
00576
00585 int pch_sch_wait_timeout(pch_sid_t sid, pch_scsw_t *scsw, absolute_time_t timeout_timestamp);
00586
00594 int pch_sch_run_wait(pch_sid_t sid, pch_ccw_t *ccw_addr, pch_scsw_t *scsw);
00595
00604 int pch_sch_run_wait_timeout(pch_sid_t sid, pch_ccw_t *ccw_addr, pch_scsw_t *scsw, absolute_time_t
timeout_timestamp);
00605
00606 void pch_css_trace_write_user(pch_trc_record_type_t rt, void *data, uint8_t data_size);
00607
00608 #endif
```

13.40 css/include/picochan/pmcw.h File Reference

The Path Management Control World (PMCW)

```
#include <stdbool.h>
#include "picochan/ids.h"
```

Data Structures

- struct [pch_pmcw](#)

Macros

- #define **PCH_PMCW_SCH MODIFY MASK** 0x001f
- #define **PCH_PMCW_ISC_BITS** 0x07
- #define **PCH_PMCW_ISC_LSB** 0
- #define **PCH_PMCW_ENABLED** 0x08
- #define **PCH_PMCW_TRACED** 0x10

TypeDefs

- typedef struct [pch_pmcw](#) [pch_pmcw_t](#)

Functions

- static uint8_t [pch_pmcw_isc](#) ([pch_pmcw_t](#) *pmcw)
- bool [pch_css_is_isc_enabled](#) (uint8_t iscnum)
- void [pch_css_set_isc_enabled](#) (uint8_t iscnum, bool enabled)
- void [pch_css_disable_isc](#) (uint8_t iscnum)
- void [pch_css_disable_isc_mask](#) (uint8_t mask)
- void [pch_css_enable_isc](#) (uint8_t iscnum)
- void [pch_css_enable_isc_mask](#) (uint8_t mask)
- void [pch_css_set_isc_enable_mask](#) (uint8_t mask)

13.40.1 Detailed Description

The Path Management Control World (PMCW)

13.40.2 Typedef Documentation

13.40.2.1 pch_pmcw_t

```
typedef struct pch_pmcw pch_pmcw_t
```

pch_pmcw_t is the Path Management Control World (PMCW)

This is an architected part of the schib. It contains

- the addressing information for the CSS to communicate with the device on its CU (see below)
- An Interruption Parameter (intparm) - a 32-bit value which is not modified by the CSS and can be used by the application for any purpose
- An Interrupt Service Class (ISC) so that groups of subchannels can be masked/unmasked together from delivering I/O interruptions
- The flag which indicates that the subchannel is enabled and can thus run channel programs
- A "trace" flag to indicate whether events for this subchannel can cause trace records to be written

Although for a mainframe channel subsystem, the addressing information in the PMCW contains 8 x 8-bit channel path id numbers referencing one or more channels that can reach the control unit, for picochan, the addressing information is simply a single channel path id (CHPID) and the unit address of the device on the single remote CU to which it is connected.

The addressing information (CHPID and UnitAddr) must be set by the application (by using pch_chp_alloc) before the channel is started.

```
PMCW      +-----+-----+-----+-----+-----+-----+-----+
          |           Interruption Parameter (Intparm)           |
          +-----+-----+-----+-----+-----+-----+-----+
          |           |T|E| ISC |     CHPID     | UnitAddr   |
          +-----+-----+-----+-----+-----+-----+-----+
```

13.41 pmcw.h

[Go to the documentation of this file.](#)

```
00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_CSS_PMCW_H
00007 #define _PCH_CSS_PMCW_H
00008
00009 #include <stdbool.h>
00010 #include "picochan/ids.h"
00011
00017
00050 typedef struct pch_pmcw {
00051     uint32_t         intparm;
00052     uint16_t         flags;
00053     pch_chpid_t     chpid;
00054     pch_unit_addr_t unit_addr;
00055 } pch_pmcw_t;
00056
00057 // PCH_PMCW_SCH MODIFY_MASK are the bits of the PMCW flags
00058 // which can be set with the Modify Subchannel function
00059 #define PCH_PMCW_SCH MODIFY_MASK 0x001f
00060
00061 // ISC: Interrupt Service Class - the low 3 bits of the PMCW.
```

```

00062 // We define PCH_PMCW_ISC_LSB as the shift count to get the ISC bits
00063 // in case we ever want to move them, even though it's currently 0.
00064 #define PCH_PMCW_ISC_BITS          0x07
00065 #define PCH_PMCW_ISC_LSB           0
00066 #define PCH_PMCW_ENABLED           0x08
00067 #define PCH_PMCW_TRACED           0x10
00068
00069 static inline uint8_t pch_pmcw_isc(pch_pmcw_t *pmcw) {
00070     return (pmcw->flags & PCH_PMCW_ISC_BITS) >> PCH_PMCW_ISC_LSB;
00071 }
00072
00073 bool pch_css_is_isc_enabled(uint8_t iscnm);
00074 void pch_css_set_isc_enabled(uint8_t iscnm, bool enabled);
00075 void pch_css_disable_isc(uint8_t iscnm);
00076 void pch_css_disable_isc_mask(uint8_t mask);
00077 void pch_css_enable_isc(uint8_t iscnm);
00078 void pch_css_enable_isc_mask(uint8_t mask);
00079 void pch_css_set_isc_enable_mask(uint8_t mask);
00080
00081 #endif

```

13.42 css/include/picochan/schib.h File Reference

The Subchannel Information Block (SCHIB)

```
#include "picochan/ids.h"
#include "picochan/pmcw.h"
#include "picochan/scsw.h"
```

Data Structures

- struct [pch_schib_mda](#)
The Model Dependent Area (MDA) of a schib.
- struct [pch_schib](#)
[pch_schib_t](#) is the Subchannel Information Block (SCHIB)

Typedefs

- typedef struct [pch_schib_mda](#) [pch_schib_mda_t](#)
The Model Dependent Area (MDA) of a schib.
- typedef struct [pch_schib](#) [pch_schib_t](#)
[pch_schib_t](#) is the Subchannel Information Block (SCHIB)

Functions

- static bool [schib_is_enabled](#) ([pch_schib_t](#) *schib)
- static bool [schib_is_traced](#) ([pch_schib_t](#) *schib)
- static bool [schib_has_function_in_progress](#) ([pch_schib_t](#) *schib)
- static bool [schib_is_status_pending](#) ([pch_schib_t](#) *schib)

13.42.1 Detailed Description

The Subchannel Information Block (SCHIB)

13.42.2 Typedef Documentation

13.42.2.1 pch_schib_mda_t

```
typedef struct pch_schib_mda pch_schib_mda_t
```

The Model Dependent Area (MDA) of a schib.

Although this structure is part of the schib, `pch_schib_t`, and thus is visible to applications, the contents are for internal use by the CSS.

13.43 schib.h

[Go to the documentation of this file.](#)

```
00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_API_SCHIB_H
00007 #define _PCH_API_SCHIB_H
00008
00009 #include "picochan/ids.h"
00010 #include "picochan/pmcw.h"
00011 #include "picochan/scsw.h"
00012
00013
00025 typedef struct pch_schib_mda {
00026     uint32_t          data_addr;
00027     uint16_t          devcount;
00028     pch_unit_addr_t  prevua;
00029     pch_unit_addr_t  nextua;
00030     pch_sid_t         prevsid;
00031     pch_sid_t         nextsid;
00032 } pch_schib_mda_t;
00033 static_assert(sizeof(pch_schib_mda_t) == 12,
00034                 "pch_schib_mda_t should be 12 bytes");
00035
00065 typedef struct pch_schib {
00066     pch_pmcw_t        pmcw;
00067     pch_scsw_t        scsw;
00068     pch_schib_mda_t  mda;
00069 } pch_schib_t;
00070 static_assert(sizeof(pch_schib_t) == 32,
00071                 "pch_schib_t should be 32 bytes");
00072
00073 static inline bool schib_is_enabled(pch_schib_t *schib) {
00074     return schib->pmcw.flags & PCH_PMCW_ENABLED;
00075 }
00076
00077 static inline bool schib_is_traced(pch_schib_t *schib) {
00078     return schib->pmcw.flags & PCH_PMCW_TRACED;
00079 }
00080
00081 static inline bool schib_has_function_in_progress(pch_schib_t *schib) {
00082     const uint16_t mask = PCH_FC_START|PCH_FC_HALT|PCH_FC_CLEAR;
00083     return schib->scsw.ctrl_flags & mask;
00084 }
00085
00086 static inline bool schib_is_status_pending(pch_schib_t *schib) {
00087     return schib->scsw.ctrl_flags & PCH_SC_PENDING;
00088 }
00089
00090#endif
```

13.44 schib_dlist.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_CSS_SCHIB_DLST_H
00007 #define _PCH_CSS_SCHIB_DLST_H
00008
00009 // schib_dlist_t is a doubly linked (by sid) list of schibs
00010 typedef int32_t schib_dlist_t;
00011
00012 pch_schib_t *remove_from_schib_dlist_unsafe(schib_dlist_t *l, pch_sid_t sid);
00013 bool push_to_schib_dlist_unsafe(schib_dlist_t *l, pch_sid_t sid);
00014
00015 static inline pch_schib_t *remove_from_schib_dlist(schib_dlist_t *l, pch_sid_t sid) {
00016     uint32_t status = schibs_lock();
00017     pch_schib_t *schib = remove_from_schib_dlist_unsafe(l, sid);
00018     schibs_unlock(status);
00019     return schib;
00020 }
00021
00022 static inline pch_schib_t *pop_schib_dlist_unsafe(schib_dlist_t *l) {
00023     if (*l == -1)
00024         return NULL;
00025
00026     return remove_from_schib_dlist_unsafe(l, (pch_sid_t)*l);
00027 }
00028
00029 static inline pch_schib_t *pop_schib_dlist(schib_dlist_t *l) {
00030     uint32_t status = schibs_lock();
00031     pch_schib_t *schib = pop_schib_dlist_unsafe(l);
00032     schibs_unlock(status);
00033     return schib;
00034 }
00035
00036 static inline bool push_to_schib_dlist(schib_dlist_t *l, pch_sid_t sid) {
00037     uint32_t status = schibs_lock();
00038     bool was_empty = push_to_schib_dlist_unsafe(l, sid);
00039     schibs_unlock(status);
00040     return was_empty;
00041 }
00042
00043 #endif

```

13.45 schib_internal.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_CSS_SCHIB_INTERNAL_H
00007 #define _PCH_CSS_SCHIB_INTERNAL_H
00008
00009 #include "picochan/schib.h"
00010 #include "picochan/dev_status.h"
00011 #include "picochan/ccw.h"
00012
00013 // get_stashed_ccw_flags is a CSS-internal function that fetches the
00014 // CCW flags that we stash in the SCSW device status field during
00015 // execution of a channel program. The SCSW device status field is
00016 // only architected to be valid when Status Pending is set in the
00017 // Status Control flags and we have to be careful only to stash
00018 // CCW flags in this field when Status Pending is not set.
00019 static inline pch_ccw_flags_t get_stashed_ccw_flags(pch_schib_t *schib) {
00020     return (pch_ccw_flags_t)schib->scsw.devs; // sic
00021 }
00022
00023 #endif

```

13.46 schibs_lock.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT

```

```

00004  */
00005
00006 #ifndef _PCH_CSS_SCHIBS_LOCK_H
00007 #define _PCH_CSS_SCHIBS_LOCK_H
00008
00009 #include "hardware/sync.h"
00010
00011 // schibs_lock() and schibs_unlock() protect manipulation of the
00012 // linked lists of schib's with pending functions (i.e. API
00013 // functions such as Start Subchannel). The user API uses a
00014 // critical section protected by schibs_lock()/schibs_unlock() to
00015 // update the Function Control flags in the target schib with the
00016 // request, add itself to the ua_func_dlist headed by the channel
00017 // responsible for the subchannel (linked via mda.prevua/nextua) and
00018 // ping the CSS with raise_func_irq.
00019 // At the moment, we assume the user API invocations and the CSS
00020 // itself run on the same core and so the ping is raising a
00021 // (non-hardware-connected) IRQ and lock/unlock is a simple
00022 // disable/restore of (all) interrupts. If we want to separate out
00023 // the user invocations onto a different core from the CSS itself
00024 // (and there's no inherent problem with that since the CSS runs
00025 // entirely asynchronously and can cope with that) then we can
00026 // change the ping to be a doorbell interrupt to the other core
00027 // and change the lock/unlock to be a (hardware) spinlock plus the
00028 // disable/restore of interrupts.
00029
00030 static inline uint32_t schibs_lock(void) {
00031     return save_and_disable_interrupts();
00032 }
00033
00034 static inline void schibs_unlock(uint32_t status) {
00035     restore_interrupts(status);
00036 }
00037
00038 #endif

```

13.47 cu_internal.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_CUS CU_INTERNAL_H
00007 #define _PCH_CUS CU_INTERNAL_H
00008
00009 #include "pico/async_context_threadsafe_background.h"
00010 #include "picochan/cu.h"
00011 #include "proto/packet.h"
00012 #include "devibs_lock.h"
00013
00014 extern async_context_t *pch_cus_async_context;
00015
00016 static inline void pch_dev_update_status_proto_error(pch_devib_t *devib) {
00017     pch_dev_update_status_error(devib, ((pch_dev_sense_t){
00018         .flags = PCH_DEV_SENSE_PROTO_ERROR,
00019         .code = devib->op,
00020         .asc = devib->payload.p0,
00021         .ascq = devib->payload.p1
00022     }));
00023 }
00024
00025 static inline void pch_cu_schedule_worker(pch_cu_t *cu) {
00026     async_context_set_work_pending(cu->async_context, &cu->worker);
00027 }
00028
00029 static inline void pch_devib_schedule_callback(pch_devib_t *devib) {
00030     pch_cu_t *cu = pch_dev_get_cu(devib);
00031     pch_cu_push_devib(cu, &cu->cb_list, devib);
00032     pch_cu_schedule_worker(cu);
00033 }
00034
00035 void pch_cus_async_worker_callback(async_context_t *context, async_when_pending_worker_t *worker);
00036
00037 void pch_cu_send_pending_tx_command(pch_cu_t *cu, pch_devib_t *devib);
00038 void pch_cus_handle_rx_complete(pch_cu_t *cu);
00039 void pch_cus_handle_tx_complete(pch_cu_t *cu);
00040
00041 #endif

```

13.48 cus_trace.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_CUS_CUS_TRACE_H
00007 #define _PCH_CUS_CUS_TRACE_H
00008
00009 #include "picochan/devib.h"
00010 #include "picochan/cu.h"
00011 #include "picochan/trc_records.h"
00012 #include "trc/trace.h"
00013 #include "proto/packet.h"
00014 #include "txsm/txsm.h"
00015
00016 extern pch_trc_bufferset_t pch_cus_trace_bs;
00017
00018 #define PCH_CUS_TRACE_COND(rt, cond, data) \
00019     PCH_TRC_WRITE(&pch_cus_trace_bs, (cond), (rt), (data))
00020
00021 #define PCH_CUS_TRACE(rt, data) PCH_CUS_TRACE_COND((rt), true, (data))
00022
00023 // These CB_FROM numbers are only used for writing to
00024 // PCH_TRC_RT_CUS_CALL_CALLBACK trace records to help
00025 // troubleshooting. 0 is not a valid CB_FROM number.
00026 #define CB_FROM_RX_COMPLETE          1
00027 #define CB_FROM_TXSM_FINISHED        2
00028 #define CB_FROM_TXSM_NOOP            3
00029 #define CB_FROM_TX_DEFERRED_RX       4
00030
00031 static inline void trace_dev(pch_trc_record_type_t rt, pch_devib_t *devib) {
00032     PCH_CUS_TRACE_COND(rt, cu_or_devib_is_traced(devib),
00033         ((struct pch_trdata_dev){
00034             .cuaddr = pch_dev_get_cuaddr(devib),
00035             .ua = pch_dev_get_ua(devib)
00036         }));
00037 }
00038
00039 static inline void trace_dev_byte(pch_trc_record_type_t rt, pch_devib_t *devib, uint8_t byte) {
00040     PCH_CUS_TRACE_COND(rt, cu_or_devib_is_traced(devib),
00041         ((struct pch_trdata_dev_byte){
00042             .cuaddr = pch_dev_get_cuaddr(devib),
00043             .ua = pch_dev_get_ua(devib),
00044             .byte = byte
00045         }));
00046 }
00047
00048 static inline void trace_dev_packet(pch_trc_record_type_t rt, pch_devib_t *devib, proto_packet_t p,
00049     uint16_t seqnum) {
00050     PCH_CUS_TRACE_COND(rt,
00051         cu_or_devib_is_traced(devib),
00052         ((struct pch_trdata_packet_dev){
00053             .packet = proto_packet_as_word(p),
00054             .seqnum = seqnum,
00055             .cuaddr = pch_dev_get_cuaddr(devib),
00056             .ua = pch_dev_get_ua(devib)
00057         }));
00058
00059 static inline void trace_tx_complete(pch_trc_record_type_t rt, pch_cu_t *cu, int16_t tx_head, bool
00060     callback_pending, pch_txsm_state_t txpstate) {
00061     PCH_CUS_TRACE_COND(rt, pch_cu_is_traced_irq(cu),
00062         ((struct pch_trdata_cus_tx_complete){
00063             .tx_head = tx_head,
00064             .cbpending = callback_pending,
00065             .cuaddr = cu->cuaddr,
00066             .txpstate = (uint8_t)txpstate
00067         }));
00068
00069 static inline void trace_register_callback(pch_trc_record_type_t rt, pch_cbindex_t cbindex,
00070     pch_devib_callback_t cbfunc, void *cbctx) {
00071     PCH_CUS_TRACE(rt,
00072         ((struct pch_trdata_cus_register_callback){
00073             .cbfunc = (uint32_t)cbfunc,
00074             .cbctx = (uint32_t)cbctx,
00075             .cbindex = (uint8_t)cbindex
00076         }));
00077
00078 static inline void trace_call_callback(pch_trc_record_type_t rt, pch_devib_t *devib, uint8_t from) {
00079     PCH_CUS_TRACE_COND(rt,
00080         cu_or_devib_is_traced(devib),
00081         ((struct pch_trdata_cus_call_callback){
```

```

00082             .cuaddr = pch_dev_get_cuaddr(devib),
00083             .ua = pch_dev_get_ua(devib),
00084             .cbindex = devib->cbindex
00085         })));
00086     }
00087
00088 static inline void trace_cu_irq(pch_trc_record_type_t rt, pch_cu_t *cu, pch_irq_index_t irq_index,
00089     uint8_t tx_irq_state, uint8_t rx_irq_state) {
00090     PCH_CUS_TRACE_COND(rt,
00091         pch_cu_is_traced_irq(cu), ((struct pch_trdata_id_irq){
00092             .id = cu->cuaddr,
00093             .irq_index = irq_index,
00094             .tx_state = tx_irq_state << 4
00095                 | cu->channel.tx.u.mem.src_state,
00096             .rx_state = rx_irq_state << 4
00097                 | cu->channel.rx.u.mem.dst_state
00098         }));
00099
00100 #endif

```

13.49 devibs_lock.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_CUS_DEVIBS_LOCK_H
00007 #define _PCH_CUS_DEVIBS_LOCK_H
00008
00009 #include "hardware/sync.h"
0010
0011 // devibs_lock() and devibs_unlock() protect manipulation of the
0012 // linked lists of devibs's with pending functions (i.e. API
0013 // functions such as Start Subchannel). The device API uses a
0014 // critical section protected by devibs_lock()/devibs_unlock() to
0015 // add itself to the tx pending list headed by the devices' CU
0016 // fields tx_head and tx_tail and linked via devib->next. The list
0017 // is traversed and the pending packets sent (from the devib fields
0018 // op and payload and using the devib's ua) whenever the CU's tx
0019 // engine is free, driven by DMA completion on the tx channel.
0020 // We assume the device API invocations and the CU itself run on the
0021 // same core and so simply disable/restore (all) interrupts without
0022 // needing to worry about cross-core locking.
0023 static inline uint32_t devibs_lock(void) {
0024     return save_and_disable_interrupts();
0025 }
0026
0027 static inline void devibs_unlock(uint32_t status) {
0028     restore_interrupts(status);
0029 }
0030
0031 #endif

```

13.50 cu/include/picochan/cu.h File Reference

```

#include <stdint.h>
#include <assert.h>
#include "hardware/uart.h"
#include "pico/async_context.h"
#include "pico/async_context_threadsafe_background.h"
#include "picochan/dev_api.h"
#include "picochan/dmachan.h"
#include "txsm/txsm.h"

```

Data Structures

- struct [pch_cu](#)
pch_cu_t is a Control Unit (CU)
- struct [pch_dev_range](#)

Macros

- `#define PARAM_ASSERTIONS_ENABLED_PCH_CUS 0`
- `#define PCH_MAX_DEVIBS_PER CU 32`
- `#define PCH_MAX_DEVIBS_PER CU_ALIGN_SHIFT (31U - __builtin_clz(2 * (PCH_MAX_DEVIBS_PER CU) - 1))`
- `#define PCH CU ALIGN (1U << (PCH_DEVIB_SPACE_SHIFT + PCH_MAX_DEVIBS_PER CU_ALIGN_SHIFT))`
- `#define PCH_NUM_CUS`

The number of control units.
- `#define PCH_CUS_BUFFERSET_MAGIC 0x70437553`
- `#define PCH CU TRACED IRQ 0x04`
- `#define PCH CU TRACED LINK 0x02`
- `#define PCH CU TRACED GENERAL 0x01`
- `#define PCH CU TRACED MASK 0x07`
- `#define PCH CU INIT(num_devices)`

a compile-time initialiser for a `pch_cu_t`
- `#define PCH DEV RANGE FLAG TRACED 0x01`

Typedefs

- `typedef struct pch_cu pch_cu_t`

`pch_cu_t` is a Control Unit (CU)
- `typedef struct pch_dev_range pch_dev_range_t`

Functions

- `static uint8_t pch_cu_trace_flags (pch_cu_t *cu)`
- `static bool pch_cu_is_traced_general (pch_cu_t *cu)`
- `static bool pch_cu_is_traced_link (pch_cu_t *cu)`
- `static bool pch_cu_is_traced_irq (pch_cu_t *cu)`
- `static pch_irq_index_t pch_cu_get_irq_index (pch_cu_t *cu)`
- `void pch_cu_set_irq_index (pch_cu_t *cu, pch_irq_index_t irq_index)`
- `static pch_cu_t * pch_dev_get_cu (pch_devib_t *devib)`
- `static pch_cuaddr_t pch_dev_get_cuaddr (pch_devib_t *devib)`
- `static pch_unit_addr_t pch_dev_get_ua (pch_devib_t *devib)`
- `static pch_devib_t * pch_get_devib (pch_cu_t *cu, pch_unit_addr_t ua)`

Look up the `pch_devib_t` of a device from its CU and unit address.
- `static bool cu_or_devib_is_traced (pch_devib_t *devib)`
- `static pch_cu_t * pch_get_cu (pch_cuaddr_t cua)`

Get the CU for a given control unit address.
- `pch_devib_t * pch_cu_pop_devib (pch_cu_t *cu, pch_devib_list_t *l)`
- `int16_t pch_cu_push_devib (pch_cu_t *cu, pch_devib_list_t *l, pch_devib_t *devib)`
- `static pch_devib_t * pch_cu_head_devib (pch_cu_t *cu, pch_devib_list_t *l)`
- `void pch_cus_init (void)`

Initialise CU subsystem.
- `bool pch_cus_set_trace (bool trace)`

Sets whether CU subsystem tracing is enabled.
- `bool pch_cus_is_traced (void)`
- `async_context_t * pch_cus_configure_default_async_context (async_context_threadsafe_background_config_t *config)`
- `void pch_cu_configure_async_context_if_unset (pch_cu_t *cu)`

- void **pch_cu_configure_irq_index_if_unset** (**pch_cu_t** *cu)
 - **pch_irq_index_t pch_cus_find_or_claim_irq_index** (void)
 - void **pch_cus_configure_dma_irq** (**pch_irq_index_t** irq_index, int order_priority)
 - void **pch_cus_configure_dma_irq_exclusive** (**pch_irq_index_t** irq_index)
 - void **pch_cus_configure_dma_irq_shared** (**pch_irq_index_t** irq_index, uint8_t order_priority)
 - void **pch_cus_configure_dma_irq_shared_default** (**pch_irq_index_t** irq_index)
 - void **pch_cus_configure_dma_irq_if_unset** (**pch_irq_index_t** irq_index)
 - void **pch_cus_configure_pio_irq** (PIO pio, **pch_irq_index_t** irq_index, int order_priority)
 - void **pch_cus_configure_pio_irq_exclusive** (PIO pio, **pch_irq_index_t** irq_index)
 - void **pch_cus_configure_pio_irq_shared** (PIO pio, **pch_irq_index_t** irq_index, uint8_t order_priority)
 - void **pch_cus_configure_pio_irq_shared_default** (PIO pio, **pch_irq_index_t** irq_index)
 - void **pch_cus_configure_pio_irq_if_unset** (PIO pio, **pch_irq_index_t** irq_index)
 - void **pch_cus_ignore_irq_index_t** (**pch_irq_index_t** irq_index)
 - void **pch_cu_init** (**pch_cu_t** *cu, uint16_t num_devibs)
 - Initialises a CU with space for num_devibs devices.*
- void **pch_cu_register** (**pch_cu_t** *cu, **pch_cuaddr_t** cua)
 - Registers a CU at a control unit address.*
- void **pch_cus_uartcu_configure** (**pch_cuaddr_t** cua, **uart_inst_t** *uart, **pch_uartchan_config_t** *cfg)
 - Configure a UART control unit.*
- void **pch_cus_piocu_configure** (**pch_cuaddr_t** cua, **pch_pio_config_t** *cfg, **pch_piochan_config_t** *pc)
 - Configure a PIO channel control unit.*
- void **pch_cus_memcu_configure** (**pch_cuaddr_t** cua, **pch_channel_t** *chpeer)
 - Configure a memchan control unit.*
- void **pch_cu_start** (**pch_cuaddr_t** cua)
 - Starts the channel from CU cua to the CSS.*
- bool **pch_cus_trace_cu** (**pch_cuaddr_t** cua, bool trace)
 - Sets all/no trace flags for CU cua.*
- uint8_t **pch_cu_set_trace_flags** (**pch_cuaddr_t** cua, uint8_t trace_flags)
 - Sets what tracing flags are enabled for CU cua.*
- bool **pch_cus_trace_dev** (**pch_devib_t** *devib, bool trace)
 - Sets whether tracing is enabled for device.*
- static **pch_channel_t** * **pch_cu_get_channel** (**pch_cuaddr_t** cua)
 - Fetch the internal pch_channel_t from CU to CSS.*
- void __isr **pch_cus_handle_dma_irq** (void)
- void __isr **pch_cus_handle_pio_irq** (void)
- static bool **pch_dev_range_is_traced** (**pch_dev_range_t** *dr)
- static void **pch_dev_range_set_traced** (**pch_dev_range_t** *dr, bool b)
- static **pch_unit_addr_t** **pch_dev_range_get_ua** (**pch_dev_range_t** *dr, uint i)
- static **pch_unit_addr_t** **pch_dev_range_get_ua_required** (**pch_dev_range_t** *dr, uint i)
- static int **pch_dev_range_get_index_nocheck** (**pch_dev_range_t** *dr, **pch_devib_t** *devib)
- static int **pch_dev_range_get_index** (**pch_dev_range_t** *dr, **pch_devib_t** *devib)
- static int **pch_dev_range_get_index_required** (**pch_dev_range_t** *dr, **pch_devib_t** *devib)
- static **pch_devib_t** * **pch_dev_range_get_devib_by_index** (**pch_dev_range_t** *dr, uint i)
- static **pch_devib_t** * **pch_dev_range_get_devib_by_index_required** (**pch_dev_range_t** *dr, uint i)
- static **pch_devib_t** * **pch_dev_range_get_devib_by_ua_nocheck** (**pch_dev_range_t** *dr, **pch_unit_addr_t** ua)
- static **pch_devib_t** * **pch_dev_range_get_devib_by_ua** (**pch_dev_range_t** *dr, **pch_unit_addr_t** ua)
- static **pch_devib_t** * **pch_dev_range_get_devib_by_ua_required** (**pch_dev_range_t** *dr, **pch_unit_addr_t** ua)
- static int **pch_dev_range_get_index_by_ua_nocheck** (**pch_dev_range_t** *dr, **pch_unit_addr_t** ua)
- static int **pch_dev_range_get_index_by_ua** (**pch_dev_range_t** *dr, **pch_unit_addr_t** ua)
- static int **pch_dev_range_get_index_by_ua_required** (**pch_dev_range_t** *dr, **pch_unit_addr_t** ua)

- static void **pch_dev_range_init** (**pch_dev_range_t** *drout, **pch_cu_t** *cu, **pch_unit_addr_t** first_ua, **uint16_t** num_devices)
- static void **pch_dev_range_set_callback** (**pch_dev_range_t** *dr, **pch_cbindex_t** cbindex)
- static **pch_cbindex_t** **pch_dev_range_register_unused_devib_callback** (**pch_dev_range_t** *dr, **pch_devib_callback_t** cbfunc, void *cbctx)
- void **pch_cus_trace_write_user** (**pch_trc_record_type_t** rt, void *data, **uint8_t** data_size)

Variables

- **pch_cu_t** * **pch_cus** [4]
- bool **pch_cus_init_done**

13.51 cu.h

[Go to the documentation of this file.](#)

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_CUS_CU_H
00007 #define _PCH_CUS_CU_H
00008
00009 // PICO_CONFIG: PARAM_ASSERTIONS_ENABLED_PCH_CUS, Enable/disable assertions in the pch_cus module,
00010 // type=bool, default=0, group=pch_cus
00011 #ifndef PARAM_ASSERTIONS_ENABLED_PCH_CUS
00012 #define PARAM_ASSERTIONS_ENABLED_PCH_CUS 0
00013 #endif
00014 #ifndef PCH_MAX_DEVIBS_PER CU
00015 #define PCH_MAX_DEVIBS_PER CU 32
00016 #endif
00017
00018 #include <stdint.h>
00019 #include <assert.h>
00020 #include "hardware/uart.h"
00021 #include "pico/async_context.h"
00022 #include "pico/async_context_threadsafe_background.h"
00023 #include "picochan/dev_api.h"
00024 #include "picochan/dmachan.h"
00025 #include "txsm/txsm.h"
00026
00027 static_assert(__builtin_constant_p(PCH_MAX_DEVIBS_PER CU),
00028               "PCH_MAX_DEVIBS_PER CU must be a compile-time constant");
00029
00030 static_assert(PCH_MAX_DEVIBS_PER CU >= 1 && PCH_MAX_DEVIBS_PER CU <= 256,
00031               "PCH_MAX_DEVIBS_PER CU must be between 1 and 256");
00032
00033 #define PCH_MAX_DEVIBS_PER CU_ALIGN_SHIFT (31U - __builtin_clz(2 * (PCH_MAX_DEVIBS_PER CU) - 1))
00034
00035 static_assert(__builtin_constant_p(PCH_MAX_DEVIBS_PER CU_ALIGN_SHIFT),
00036               "__builtin_clz() did not produce compile-time constant for
00037               PCH_MAX_DEVIBS_PER CU_ALIGN_SHIFT");
00038
00039 #define PCH_CU_ALIGN (1U << (PCH_DEVIB_SPACE_SHIFT+PCH_MAX_DEVIBS_PER CU_ALIGN_SHIFT))
00040
00041 static_assert(__builtin_constant_p(PCH_CU_ALIGN),
00042               "could not produce compile-time constant for PCH_CU_ALIGN");
00043
00044
00045 #ifndef PCH_NUM_CUS
00046 #define PCH_NUM_CUS 4
00047 #endif
00048
00049 static_assert(PCH_NUM_CUS >= 1 && PCH_NUM_CUS <= 256,
00050               "PCH_NUM_CUS must be between 1 and 256");
00051
00052
00053 #define PCH_CUS_BUFFERSET_MAGIC 0x70437553
00054
00055
00056 typedef struct __aligned(PCH_CU_ALIGN) pch_cu {
00057     async_context_t      *async_context;
00058     async_when_pending_worker_t worker;
00059     pch_channel_t        channel;
00060     pch_devib_list_t     tx_list;
00061 }
```

```

00102     pch_devib_list_t      cb_list;
00103     pch_txsm_t           tx_pending;
00105     int16_t               rx_active;
00106     uint16_t              num_devibs;
00108     pch_irq_index_t      irq_index;
00109     pch_cuaddr_t          cuaddr;
00110     uint8_t               flags;
00112     pch_devib_t           devibs[];
00113 } pch_cu_t;
00114
00115 // values of pch_cu_t flags
00116 #define PCH CU TRACED IRQ      0x04
00117 #define PCH CU TRACED LINK    0x02
00118 #define PCH CU TRACED GENERAL 0x01
00119
00120 // trace flags values start at the low bit
00121 #define PCH CU TRACED MASK    0x07
00122
00123 static inline uint8_t pch_cu_trace_flags(pch_cu_t *cu) {
00124     return cu->flags & PCH CU TRACED MASK;
00125 }
00126
00127 static inline bool pch_cu_is_traced_general(pch_cu_t *cu) {
00128     return cu->flags & PCH CU TRACED GENERAL;
00129 }
00130
00131 static inline bool pch_cu_is_traced_link(pch_cu_t *cu) {
00132     return cu->flags & PCH CU TRACED LINK;
00133 }
00134
00135 static inline bool pch_cu_is_traced_irq(pch_cu_t *cu) {
00136     return cu->flags & PCH CU TRACED IRQ;
00137 }
00138
00139 static inline pch_irq_index_t pch_cu_get_irq_index(pch_cu_t *cu) {
00140     return cu->irq_index;
00141 }
00142
00143 void pch_cu_set_irq_index(pch_cu_t *cu, pch_irq_index_t irq_index);
00144
00145 #define PCH CU INIT(num_devices) { \
00146     .tx_list = { -1, -1 }, \
00147     .cb_list = { -1, -1 }, \
00148     .rx_active = -1, \
00149     .num_devibs = (num_devices), \
00150     .irq_index = -1, \
00151     .devibs = { [(num_devices)-1] = {0} } \
00152 }
00153
00154
00155 static inline pch_cu_t *pch_dev_get_cu(pch_devib_t *devib) {
00156     unsigned long p = (unsigned long)devib;
00157     p -= __builtin_offsetof(pch_cu_t, devibs);
00158     p &= ~PCH CU ALIGN-1;
00159     return (pch_cu_t *)p;
00160 }
00161
00162 static inline pch_cuaddr_t pch_dev_get_cuaddr(pch_devib_t *devib) {
00163     pch_cu_t *cu = pch_dev_get_cu(devib);
00164     return cu->cuaddr;
00165 }
00166
00167 static inline pch_unit_addr_t pch_dev_get_ua(pch_devib_t *devib) {
00168     pch_cu_t *cu = pch_dev_get_cu(devib);
00169     return (pch_unit_addr_t)(devib - cu->devibs);
00170 }
00171
00172 static inline pch_devib_t *pch_get_devib(pch_cu_t *cu, pch_unit_addr_t ua) {
00173     pch_cu_t *cu = pch_dev_get_cu(devib);
00174     return &cu->devibs[ua];
00175 }
00176
00177 static inline pch_cu_or_devib_t *pch_get_cu_or_devib(pch_cu_t *cu, pch_unit_addr_t ua) {
00178     pch_cu_t *cu = pch_dev_get_cu(devib);
00179     return &cu->devibs[ua];
00180 }
00181
00182 static inline pch_cu_or_devib_t *pch_get_cu_or_devib(pch_cu_t *cu, pch_unit_addr_t ua) {
00183     pch_cu_t *cu = pch_dev_get_cu(devib);
00184     return &cu->devibs[ua];
00185 }
00186
00187 static inline pch_cuaddr_t pch_get_cuaddr(pch_cu_t *cu, pch_unit_addr_t ua) {
00188     pch_cu_t *cu = pch_dev_get_cu(devib);
00189     return cu->devibs[ua];
00190 }
00191
00192 static inline bool cu_or_devib_is_traced(pch_cu_or_devib_t *devib) {
00193     pch_cu_t *cu = pch_dev_get_cu(devib);
00194     return pch_cu_is_traced_general(cu) || pch_devib_is_traced(devib);
00195 }
00196
00197 extern pch_cu_t *pch_cus[PCH NUM CUS];
00198
00199 extern bool pch_cus_init_done;
00200
00201 static inline pch_cu_t *pch_get_cu(pch_cuaddr_t cu) {
00202     valid_params_if(PCH CUS, cu < PCH NUM CUS);
00203     pch_cu_t *cu = pch_cus[cu];
00204     assert(cu != NULL);
00205     return cu;
00206 }
00207
00208 static inline pch_cu_t *pch_get_cu(pch_cuaddr_t cu) {
00209     valid_params_if(PCH CUS, cu < PCH NUM CUS);
00210     pch_cu_t *cu = pch_cus[cu];
00211     assert(cu != NULL);
00212     return cu;
00213 }
00214
00215 pch_devib_t *pch_cu_pop_devib(pch_cu_t *cu, pch_devib_list_t *l);

```

```

00216 int16_t pch_cu_push_devib(pch_cu_t *cu, pch_devib_list_t *l, pch_devib_t *devib);
00217 static inline pch_devib_t *pch_cu_head_devib(pch_cu_t *cu, pch_devib_list_t *l) {
00218     int16_t head = l->head;
00219     if (head == -1)
00220         return NULL;
00221
00222     return pch_get_devib(cu, (pch_unit_addr_t)head);
00223 }
00224
00225 void pch_cus_init(void);
00226
00227 bool pch_cus_set_trace(bool trace);
00228
00229 bool pch_cus_is_traced(void);
00230
00231
00232 async_context_t *pch_cus_configure_default_async_context(async_context_threadsafe_background_config_t
    *config);
00233 void pch_cu_configure_async_context_if_unset(pch_cu_t *cu);
00234
00235 void pch_cu_configure_irq_index_if_unset(pch_cu_t *cu);
00236
00237 pch_irq_index_t pch_cus_find_or_claim_irq_index(void);
00238
00239 void pch_cus_configure_dma_irq(pch_irq_index_t irq_index, int order_priority);
00240 void pch_cus_configure_dma_irq_exclusive(pch_irq_index_t irq_index);
00241 void pch_cus_configure_dma_irq_shared(pch_irq_index_t irq_index, uint8_t order_priority);
00242 void pch_cus_configure_dma_irq_shared_default(pch_irq_index_t irq_index);
00243 void pch_cus_configure_dma_irq_if_unset(pch_irq_index_t irq_index);
00244
00245 void pch_cus_configure_pio_irq(PIO pio, pch_irq_index_t irq_index, int order_priority);
00246 void pch_cus_configure_pio_irq_exclusive(PIO pio, pch_irq_index_t irq_index);
00247 void pch_cus_configure_pio_irq_shared(PIO pio, pch_irq_index_t irq_index, uint8_t order_priority);
00248 void pch_cus_configure_pio_irq_shared_default(PIO pio, pch_irq_index_t irq_index);
00249 void pch_cus_configure_pio_irq_if_unset(PIO pio, pch_irq_index_t irq_index);
00250
00251 /* \brief Marks irq_index such that any implicitly chosen one
00252  * will not choose it.
00253  * \ingroup picochan_cu
00254  */
00255  * This function is convenient for avoiding the need to configure
00256  * explicit IRQ index numbers for the CU subsystem while ensuring
00257  * that its auto-configuration of IRQ index numbers does not
00258  * conflict with those of a CSS in use on the same Pico or just some
00259  * other IRQ index that needs to be reserved for application use.
00260  */
00261 void pch_cus_ignore_irq_index_t(pch_irq_index_t irq_index);
00262
00263 // CU initialisation and configuration
00264
00265 void pch_cu_init(pch_cu_t *cu, uint16_t num_devibs);
00266
00267 void pch_cu_register(pch_cu_t *cu, pch_cuaddr_t cua);
00268
00269 void pch_cus_uartcu_configure(pch_cuaddr_t cua, uart_inst_t *uart, pch_uartchan_config_t *cfg);
00270
00271 void pch_cus_piocu_configure(pch_cuaddr_t cua, pch_pio_config_t *cfg, pch_piochan_config_t *pc);
00272
00273 void pch_cus_memcu_configure(pch_cuaddr_t cua, pch_channel_t *chpeer);
00274
00275 void pch_cu_start(pch_cuaddr_t cua);
00276
00277 bool pch_cus_trace_cu(pch_cuaddr_t cua, bool trace);
00278
00279 uint8_t pch_cu_set_trace_flags(pch_cuaddr_t cua, uint8_t trace_flags);
00280
00281 bool pch_cus_trace_dev(pch_devib_t *devib, bool trace);
00282
00283 // CU initialisation low-level helpers
00284
00285 static inline pch_channel_t *pch_cu_get_channel(pch_cuaddr_t cua) {
00286     pch_cu_t *cu = pch_get_cu(cua);
00287     return &cu->channel;
00288 }
00289
00290 void __isr pch_cus_handle_dma_irq(void);
00291 void __isr pch_cus_handle_pio_irq(void);
00292
00293 typedef struct pch_dev_range {
00294     pch_cu_t          *cu;
00295     uint16_t          num_devices;    // 0 to 256
00296     pch_unit_addr_t   first_ua;
00297     uint8_t           flags;
00298 } pch_dev_range_t;
00299
00300 #define PCH_DEV_RANGE_FLAG_TRACED      0x01
00301
00302 static inline bool pch_dev_range_is_traced(pch_dev_range_t *dr) {
00303

```

```

00423         return dr->flags & PCH_DEV_RANGE_FLAG_TRACED;
00424     }
00425
00426 static inline void pch_dev_range_set_traced(pch_dev_range_t *dr, bool b) {
00427     if (b)
00428         dr->flags |= PCH_DEV_RANGE_FLAG_TRACED;
00429     else
00430         dr->flags &= ~PCH_DEV_RANGE_FLAG_TRACED;
00431 }
00432
00433 static inline pch_unit_addr_t pch_dev_range_get_ua(pch_dev_range_t *dr, uint i) {
00434     assert(dr->cu);
00435     assert(i < dr->num_devices);
00436     assert((uint)dr->first_ua + i < dr->cu->num_devibs);
00437
00438     return dr->first_ua + i;
00439 }
00440
00441 static inline pch_unit_addr_t pch_dev_range_get_ua_required(pch_dev_range_t *dr, uint i) {
00442     if (!dr->cu)
00443         panic("missing cu in dev_range");
00444
00445     if (i >= dr->num_devices)
00446         panic("index %lu not in dev_range", (unsigned long)i);
00447
00448     return dr->first_ua + i;
00449 }
00450
00451 static inline int pch_dev_range_get_index_nocheck(pch_dev_range_t *dr, pch_devib_t *devib) {
00452     return (int)pch_dev_get_ua(devib) - dr->first_ua;
00453 }
00454
00455 static inline int pch_dev_range_get_index(pch_dev_range_t *dr, pch_devib_t *devib) {
00456     assert(dr->cu == pch_dev_get_cu(devib));
00457
00458     int i = pch_dev_range_get_index_nocheck(dr, devib);
00459     if (i < 0 || i >= dr->num_devices)
00460         return -1;
00461
00462     return i;
00463 }
00464
00465 static inline int pch_dev_range_get_index_required(pch_dev_range_t *dr, pch_devib_t *devib) {
00466     int i = pch_dev_range_get_index(dr, devib);
00467     if (i < 0)
00468         panic("devib not found in dev_range");
00469
00470     return i;
00471 }
00472
00473 static inline pch_devib_t *pch_dev_range_get_devib_by_index(pch_dev_range_t *dr, uint i) {
00474     assert(dr->cu);
00475
00476     pch_unit_addr_t ua = pch_dev_range_get_ua(dr, i);
00477     return pch_get_devib(dr->cu, ua);
00478 }
00479
00480 static inline pch_devib_t *pch_dev_range_get_devib_by_index_required(pch_dev_range_t *dr, uint i) {
00481     pch_unit_addr_t ua = pch_dev_range_get_ua_required(dr, i);
00482     return pch_get_devib(dr->cu, ua);
00483 }
00484
00485 static inline pch_devib_t *pch_dev_range_get_devib_by_ua_nocheck(pch_dev_range_t *dr, pch_unit_addr_t
00486 ua) {
00487     assert(dr->cu);
00488
00489     return pch_get_devib(dr->cu, ua);
00490 }
00491
00492 static inline pch_devib_t *pch_dev_range_get_devib_by_ua(pch_dev_range_t *dr, pch_unit_addr_t ua) {
00493     assert(dr->cu);
00494
00495     if (ua < dr->first_ua
00496         || (uint)ua >= (uint)dr->first_ua + (uint)dr->num_devices) {
00497         return NULL;
00498     }
00499
00500     return pch_get_devib(dr->cu, ua);
00501 }
00502
00503 static inline pch_devib_t *pch_dev_range_get_devib_by_ua_required(pch_dev_range_t *dr, pch_unit_addr_t
00504 ua) {
00505     assert(dr->cu);
00506
00507     if (ua < dr->first_ua
00508         || (uint)ua >= (uint)dr->first_ua + (uint)dr->num_devices) {
00509         panic("ua %u not in dev_range", ua);
00510     }

```

```

00508         }
00509     return pch_get_devib(dr->cu, ua);
00510 }
00512
00513 static inline int pch_dev_range_get_index_by_ua_nocheck(pch_dev_range_t *dr, pch_unit_addr_t ua) {
00514     return (int)ua - dr->first_ua;
00515 }
00516
00517 static inline int pch_dev_range_get_index_by_ua(pch_dev_range_t *dr, pch_unit_addr_t ua) {
00518     int i = pch_dev_range_get_index_by_ua_nocheck(dr, ua);
00519     if (i < 0 || i >= dr->num_devices)
00520         return -1;
00521
00522     return i;
00523 }
00524
00525 static inline int pch_dev_range_get_index_by_ua_required(pch_dev_range_t *dr, pch_unit_addr_t ua) {
00526     int i = pch_dev_range_get_index_by_ua(dr, ua);
00527     if (i < 0)
00528         panic("ua %u not in dev_range", ua);
00529
00530     return i;
00531 }
00532
00533 static inline void pch_dev_range_init(pch_dev_range_t *drout, pch_cu_t *cu, pch_unit_addr_t first_ua,
00534     uint16_t num_devices) {
00535     assert(cu);
00536     assert((uint)first_ua + (uint)num_devices <= cu->num_devibs);
00537
00538     drout->cu = cu;
00539     drout->num_devices = num_devices;
00540     drout->first_ua = first_ua;
00541 }
00542
00543 static inline void pch_dev_range_set_callback(pch_dev_range_t *dr, pch_cbindex_t cbindex) {
00544     assert(dr->cu);
00545
00546     for (uint i = 0; i < dr->num_devices; i++) {
00547         pch_devib_t *devib = pch_dev_range_get_devib_by_index(dr, i);
00548         pch_dev_set_callback(devib, cbindex);
00549     }
00550
00551 static inline pch_cbindex_t pch_dev_range_register_unused_devib_callback(pch_dev_range_t *dr,
00552     pch_devib_callback_t cbfunc, void *cbctx) {
00553     pch_cbindex_t cbindex = pch_register_unused_devib_callback(cbfunc, cbctx);
00554     pch_dev_range_set_callback(dr, cbindex);
00555     return cbindex;
00556 }
00557
00558 void pch_cus_trace_write_user(pch_trc_record_type_t rt, void *data, uint8_t data_size);
00559 #endif

```

13.52 cu/include/picochan/dev_api.h File Reference

The main API for a device on a CU.

```
#include "picochan/devib.h"
```

Typedefs

- **typedef int(* pch_dev_call_func_t) (pch_devib_t *devib)**

Enumerations

- **enum {
ENOSUCHERROR = 1, EINVALDCALLBACK = 2, ENOTSTARTED = 3, ECMDNOTREAD = 4,
ECMDNOTWRITE = 5, EWRITETOOBIG = 6, EINVALIDSTATUS = 7, EINVALIDDEV = 8,
EINVALIDCMD = 9, EINVALIDVALUE = 10, EDATALENZERO = 11, EBUFFERTOOSHORT = 12,
ECUBUSY = 13, ECANCEL = 256 }**

Functions

- int `pch_dev_set_callback` (`pch_devib_t` *devib, int cbindex_opt)
Set callback for device.
- int `pch_dev_send_then` (`pch_devib_t` *devib, void *srcaddr, uint16_t n, `proto_chop_flags_t` flags, int cbindex_opt)
Sends data to the CSS.
- int `pch_dev_send_zeroes_then` (`pch_devib_t` *devib, uint16_t n, `proto_chop_flags_t` flags, int cbindex_opt)
Sends zeroes to the CSS.
- int `pch_dev_receive_then` (`pch_devib_t` *devib, void *dstaddr, uint16_t size, int cbindex_opt)
Receive data from the CSS.
- int `pch_dev_update_status_advert_then` (`pch_devib_t` *devib, uint8_t devs, void *dstaddr, uint16_t size, int cbindex_opt)
- int `pch_dev_send` (`pch_devib_t` *devib, void *srcaddr, uint16_t n, `proto_chop_flags_t` flags)
- int `pch_dev_send_final` (`pch_devib_t` *devib, void *srcaddr, uint16_t n)
- int `pch_dev_send_final_then` (`pch_devib_t` *devib, void *srcaddr, uint16_t n, int cbindex_opt)
- int `pch_dev_send_respond` (`pch_devib_t` *devib, void *srcaddr, uint16_t n)
- int `pch_dev_send_respond_then` (`pch_devib_t` *devib, void *srcaddr, uint16_t n, int cbindex_opt)
- int `pch_dev_send_norespond` (`pch_devib_t` *devib, void *srcaddr, uint16_t n)
- int `pch_dev_send_norespond_then` (`pch_devib_t` *devib, void *srcaddr, uint16_t n, int cbindex_opt)
- int `pch_dev_send_zeroes` (`pch_devib_t` *devib, uint16_t n, `proto_chop_flags_t` flags)
- int `pch_dev_send_zeroes_respond_then` (`pch_devib_t` *devib, uint16_t n, int cbindex_opt)
- int `pch_dev_send_zeroes_respond` (`pch_devib_t` *devib, uint16_t n)
- int `pch_dev_send_zeroes_norespond_then` (`pch_devib_t` *devib, uint16_t n, int cbindex_opt)
- int `pch_dev_send_zeroes_norespond` (`pch_devib_t` *devib, uint16_t n)
- int `pch_dev_receive` (`pch_devib_t` *devib, void *dstaddr, uint16_t size)
- int `pch_dev_update_status_then` (`pch_devib_t` *devib, uint8_t devs, int cbindex_opt)
- int `pch_dev_update_status` (`pch_devib_t` *devib, uint8_t devs)
- int `pch_dev_update_status_advert` (`pch_devib_t` *devib, uint8_t devs, void *dstaddr, uint16_t size)
- int `pch_dev_update_status_ok_then` (`pch_devib_t` *devib, int cbindex_opt)
- int `pch_dev_update_status_ok` (`pch_devib_t` *devib)
- int `pch_dev_update_status_ok_advert` (`pch_devib_t` *devib, void *dstaddr, uint16_t size)
- int `pch_dev_update_status_error_advert_then` (`pch_devib_t` *devib, `pch_dev_sense_t` sense, void *dstaddr, uint16_t size, int cbindex_opt)
- int `pch_dev_update_status_error_then` (`pch_devib_t` *devib, `pch_dev_sense_t` sense, int cbindex_opt)
- int `pch_dev_update_status_error_advert` (`pch_devib_t` *devib, `pch_dev_sense_t` sense, void *dstaddr, uint16_t size)
- int `pch_dev_update_status_error` (`pch_devib_t` *devib, `pch_dev_sense_t` sense)
- int `pch_dev_call_or_reject_then` (`pch_devib_t` *devib, `pch_dev_call_func_t` f, int reject_cbindex_opt)
- void `pch_dev_call_final_then` (`pch_devib_t` *devib, `pch_dev_call_func_t` f, int cbindex_opt)

13.52.1 Detailed Description

The main API for a device on a CU.

These provide a slightly higher-level API by wrapping the low-level `pch_devib_` API functions.

13.52.2 Function Documentation

13.52.2.1 pch_dev_call_final_then()

```
void pch_dev_call_final_then (
    pch_devib_t * devib,
    pch_dev_call_func_t f,
    int cbindex_opt)
```

Calls f, sends an UpdateStatus with an appropriate payload based on its return value then sets cbindex_opt as the next callback. If f returns a negative value, the UpdateStatus payload is UnitCheck with sense CommandReject with the associated negated (positive) error value or else, if f returns a non-negative value the UpdateStatus payload is normal "no error" with ChannelEnd|DeviceEnd.

13.52.2.2 pch_dev_call_or_reject_then()

```
int pch_dev_call_or_reject_then (
    pch_devib_t * devib,
    pch_dev_call_func_t f,
    int reject_cbindex_opt)
```

Calls f and, if it returns a negative value, sets an appropriate sense, triggers an UpdateStatus to report the error and sets the "next callback" index. If f returns a non-negative value, no action is taken. In either case, the return value of f is propagated to the caller.

When f returns a negative value between -1 and -255, the sense set is CommandReject with an ASC byte of the associated negated (positive) error value. When f returns -ECANCEL (-256), the sense set is Cancel.

13.53 dev_api.h

[Go to the documentation of this file.](#)

```
00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH CU DEV API H
00007 #define _PCH CU DEV API H
00008
00009 #include "picochan/devib.h"
00010
00011
00012 // Main API for dev implementation, slightly higher level than
00013 // devib ones. They return negative error values on error
00014 // (e.g. -EINVAL). They do various parameter checks and return
00015 // errors instead of asserting like the low-level API does. Those
00016 // with cbindex_opt arguments leave the devib cbindex field alone
00017 // if called with a negative value, otherwise they validate it
00018 // as a callback cbindex and set the field or return a negative
00019 // error value, as appropriate. For sends (of data or zeroes), the
00020 // length sent is validated to be under the CSS-advertised window
00021 // (devib->size) and capped at that if not, with the actual count
00022 // returned. Many functions are variants of the full generic ones
00023 // that simply specialise the callback and flags fields.
00024 // Values between 1 and 255 are typically used to fit into the ASC
00025 // byte of a pch_dev_sense_t with sense code
00026 // PCH_DEV_SENSE_COMMAND_REJECT. ECANCEL is associated with sense
00027 // code PCH_DEV_SENSE_CANCEL.
00028
00029 enum {
00030     ENOSUCHERROR          = 1,
00031     EINVALIDCALLBACK      = 2,
00032     ENOTSTARTED           = 3,
00033     ECMDNOTREAD          = 4,
```

```

00042     ECMDNOTWRITE      = 5,
00043     EWRITETOBIG       = 6,
00044     EINVALIDSTATUS    = 7,
00045     EINVALIDDEV       = 8,
00046     EINVALIDCMD       = 9,
00047     EINVALIDVALUE     = 10,
00048     EDATALENZERO     = 11,
00049     EBUFFERTOOSHORT   = 12,
00050     ECUBUSY          = 13,
00051     //                = 14,
00052     ECANCEL           = 256
00053 };
00054
00055 // dev API with fully general arguments
00056
00084 int pch_dev_set_callback(pch_devib_t *devib, int cbindex_opt);
00085
00143 int pch_dev_send_then(pch_devib_t *devib, void *srcaddr, uint16_t n, proto_chop_flags_t flags, int
00056
00144 cbindex_opt);
00152 int pch_dev_send_zeroes_then(pch_devib_t *devib, uint16_t n, proto_chop_flags_t flags, int
00056
00153 cbindex_opt);
00203 int pch_dev_receive_then(pch_devib_t *devib, void *dstaddr, uint16_t size, int cbindex_opt);
00204
00205 int pch_dev_update_status_advert_then(pch_devib_t *devib, uint8_t devs, void *dstaddr, uint16_t size,
00056
00206 int cbindex_opt);
00207 // dev API convenience functions with some fixed arguments:
00208 // * Omitting _then avoids setting devib callback by hardcoding -1
00209 // as the cbindex_opt argument of the full _then function.
00210 // * For send and send_zeroes family, the flags argument is set to
00211 //   * PROTO_CHOP_FLAG_END for the _final variant,
00212 //   * PROTO_CHOP_FLAG_RESPONSE_REQUIRED for the _respond variant
00213 //   * 0 for the _norespond variant
00214 // * For pch_dev_update_status_ok family, call the corresponding
00215 //   pch_dev_update_status_ function with DeviceEnd|ChannelEnd
00216 // * For pch_dev_update_status_error family, set devib->sense to the
00217 //   sense argument then call the corresponding pch_dev_update_status_
00218 //   function with a device status of DeviceEnd|ChannelEnd|UnitCheck
00219 int pch_dev_send(pch_devib_t *devib, void *srcaddr, uint16_t n, proto_chop_flags_t flags);
00220 int pch_dev_send_final(pch_devib_t *devib, void *srcaddr, uint16_t n);
00221 int pch_dev_send_final_then(pch_devib_t *devib, void *srcaddr, uint16_t n, int cbindex_opt);
00222 int pch_dev_send_respond(pch_devib_t *devib, void *srcaddr, uint16_t n);
00223 int pch_dev_send_respond_then(pch_devib_t *devib, void *srcaddr, uint16_t n, int cbindex_opt);
00224 int pch_dev_send_norespond(pch_devib_t *devib, void *srcaddr, uint16_t n);
00225 int pch_dev_send_norespond_then(pch_devib_t *devib, void *srcaddr, uint16_t n, int cbindex_opt);
00226 int pch_dev_send_zeroes(pch_devib_t *devib, uint16_t n, proto_chop_flags_t flags);
00227 int pch_dev_send_zeroes_respond_then(pch_devib_t *devib, uint16_t n, int cbindex_opt);
00228 int pch_dev_send_zeroes_respond(pch_devib_t *devib, uint16_t n);
00229 int pch_dev_send_zeroes_norespond_then(pch_devib_t *devib, uint16_t n, int cbindex_opt);
00230 int pch_dev_send_zeroes_norespond(pch_devib_t *devib, uint16_t n);
00231 int pch_dev_receive(pch_devib_t *devib, void *dstaddr, uint16_t size);
00232 int pch_dev_update_status_then(pch_devib_t *devib, uint8_t devs, int cbindex_opt);
00233 int pch_dev_update_status(pch_devib_t *devib, uint8_t devs);
00234 int pch_dev_update_status_advert(pch_devib_t *devib, uint8_t devs, void *dstaddr, uint16_t size);
00235 int pch_dev_update_status_ok_then(pch_devib_t *devib, int cbindex_opt);
00236 int pch_dev_update_status_ok(pch_devib_t *devib);
00237 int pch_dev_update_status_ok_advert(pch_devib_t *devib, void *dstaddr, uint16_t size);
00238 int pch_dev_update_status_error_advert_then(pch_devib_t *devib, pch_dev_sense_t sense, void *dstaddr,
00056
00239 uint16_t size, int cbindex_opt);
00239 int pch_dev_update_status_error_then(pch_devib_t *devib, pch_dev_sense_t sense, int cbindex_opt);
00240 int pch_dev_update_status_error_advert(pch_devib_t *devib, pch_dev_sense_t sense, void *dstaddr,
00056
00241 uint16_t size);
00241 int pch_dev_update_status_error(pch_devib_t *devib, pch_dev_sense_t sense);
00242
00243 typedef int (*pch_dev_call_func_t)(pch_devib_t *devib);
00244
00256 int pch_dev_call_or_reject_then(pch_devib_t *devib, pch_dev_call_func_t f, int reject_cbindex_opt);
00257
00266 void pch_dev_call_final_then(pch_devib_t *devib, pch_dev_call_func_t f, int cbindex_opt);
00267
00268 #endif

```

13.54 cu/include/picochan/dev_sense.h File Reference

Device sense.

Data Structures

- struct [pch_dev_sense](#)

The device sense structure by which a device can communicate additional error information on request by the CSS.

Macros

- #define PCH_DEV_SENSE_NONE ((**pch_dev_sense_t**){0})
- #define PCH_DEV_SENSE_COMMAND_REJECT 0x80
- #define PCH_DEV_SENSE_INTERVENTION_REQUIRED 0x40
- #define PCH_DEV_SENSE_BUS_OUT_CHECK 0x20
- #define PCH_DEV_SENSE_EQUIPMENT_CHECK 0x10
- #define PCH_DEV_SENSE_DATA_CHECK 0x08
- #define PCH_DEV_SENSE_OVERRUN 0x04
- #define PCH_DEV_SENSE_PROTO_ERROR 0x02
- #define PCH_DEV_SENSE_CANCEL 0x01

Typedefs

- typedef struct **pch_dev_sense** **pch_dev_sense_t**

The device sense structure by which a device can communicate additional error information on request by the CSS.

13.54.1 Detailed Description

Device sense.

13.55 dev_sense.h

[Go to the documentation of this file.](#)

```
00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH CU DEV SENSE H
00007 #define _PCH CU DEV SENSE H
00008
00014
00018 typedef struct __attribute__((__packed__,__aligned__(4))) pch_dev_sense {
00019     uint8_t flags;
00020     uint8_t code;
00021     uint8_t asc;
00022     uint8_t ascq;
00023 } pch_dev_sense_t;
00024
00025 #define PCH_DEV_SENSE_NONE ((pch_dev_sense_t) {0})
00026
00027 #define PCH_DEV_SENSE_COMMAND_REJECT      0x80
00028 #define PCH_DEV_SENSE_INTERVENTION_REQUIRED 0x40
00029 #define PCH_DEV_SENSE_BUS_OUT_CHECK        0x20
00030 #define PCH_DEV_SENSE_EQUIPMENT_CHECK      0x10
00031 #define PCH_DEV_SENSE_DATA_CHECK           0x08
00032 #define PCH_DEV_SENSE_OVERRUN             0x04
00033 #define PCH_DEV_SENSE_PROTO_ERROR          0x02
00034 #define PCH_DEV_SENSE_CANCEL              0x01
00035
00036 #endif
```

13.56 cu/include/picochan/devib.h File Reference

The structures and API for a device on a CU.

```
#include "pico/platform/compiler.h"
#include "picochan/ids.h"
#include "picochan/dev_status.h"
#include "picochan/dev_sense.h"
#include "proto/chop.h"
#include "proto/payload.h"
```

Data Structures

- struct [pch_devib](#)
pch_devib_t represents a device on a CU
- struct [pch_devib_callback_info](#)
*pch_devib_callback_info_t is a struct the CU uses for device callback. It holds a function to call (a pch_devib_callback_t) and a void *context field.*
- struct [pch_devib_list](#)

Macros

- #define **PCH_DEVIB_CALLBACK_DEFAULT** 0
- #define **PCH_DEVIB_CALLBACK_NOOP** 255
- #define **MAX_DEVIB_CALLBACKS** 254
The maximum number of registered callbacks.
- #define **NUM_DEVIB_CALLBACKS** 16
The size of the global callbacks array.
- #define **PCH_DEVIB_SPACE_SHIFT** (31U - __builtin_clz(2 * sizeof(pch_devib_t) - 1))
- #define **PCH_DEVIB_FLAG_STARTED** 0x80
- #define **PCH_DEVIB_FLAG_CMD_WRITE** 0x40
- #define **PCH_DEVIB_FLAG_TX_BUSY** 0x20
- #define **PCH_DEVIB_FLAG_CALLBACK_PENDING** 0x10
- #define **PCH_DEVIB_FLAG_TRACED** 0x08
- #define **PCH_DEVIB_FLAG_STOPPING** 0x04
- #define **PCH_DEVIB_FLAG_START_PENDING** 0x02
- #define **PCH_DEVIB_LIST_INIT()**

Typedefs

- typedef uint8_t [pch_cbindex_t](#)
An 8-bit index into an array of callbacks that the CU can make to a device
pch_cbindex_t is an 8-bit index into pch_devib_callbacks, an array of up to NUM_DEVIB_CALLBACKS registered callbacks on devibs.
- typedef struct [pch_devib](#) [pch_devib_t](#)
pch_devib_t represents a device on a CU
- typedef void(* [pch_devib_callback_t](#)) ([pch_devib_t](#) *devib)
pch_devib_callback_t is a function for the CU to callback a device
- typedef struct [pch_devib_callback_info](#) [pch_devib_callback_info_t](#)
*pch_devib_callback_info_t is a struct the CU uses for device callback. It holds a function to call (a pch_devib_callback_t) and a void *context field.*
- typedef struct [pch_devib_list](#) [pch_devib_list_t](#)

Functions

- static bool [pch_devib_is_started](#) ([pch_devib_t](#) *devib)
- static bool [pch_devib_set_started](#) ([pch_devib_t](#) *devib, bool started)
- static bool [pch_devib_is_cmd_write](#) ([pch_devib_t](#) *devib)
- static bool [pch_devib_is_tx_busy](#) ([pch_devib_t](#) *devib)
- static bool [pch_devib_set_tx_busy](#) ([pch_devib_t](#) *devib, bool tx_busy)
- static bool [pch_devib_is_callback_pending](#) ([pch_devib_t](#) *devib)
- static bool [pch_devib_set_callback_pending](#) ([pch_devib_t](#) *devib, bool callback_pending)
- static bool [pch_devib_is_traced](#) ([pch_devib_t](#) *devib)
- static bool [pch_devib_set_traced](#) ([pch_devib_t](#) *devib, bool trace)
- static bool [pch_devib_is_stopping](#) ([pch_devib_t](#) *devib)
- static bool [pch_devib_is_start_pending](#) ([pch_devib_t](#) *devib)
- static bool [pch_devib_set_start_pending](#) ([pch_devib_t](#) *devib, bool start_pending)
- static bool [pch_cbindex_is_registered](#) (uint cbindex)
- static bool [pch_cbindex_is_callable](#) (uint cbindex)
- static void [pch_devib_list_init](#) ([pch_devib_list_t](#) *l)
- void [pch_register_devib_callback](#) ([pch_cbindex_t](#) n, [pch_devib_callback_t](#) cbfunc, void *cbctx)

Registers a device callback function and associated context pointer at a specific index.
- [pch_cbindex_t pch_register_unused_devib_callback](#) ([pch_devib_callback_t](#) cbfunc, void *cbctx)

Registers a device callback function at an unused index.
- void [pch_default_devib_callback](#) ([pch_devib_t](#) *devib)
- static void [pch_devib_call_callback](#) ([pch_devib_t](#) *devib)
- static void * [pch_devib_callback_context](#) ([pch_devib_t](#) *devib)

Fetches the context pointer associated with the current callback index of the devib when the callback was registered.
- static void [pch_devib_prepare_callback](#) ([pch_devib_t](#) *devib, [pch_cbindex_t](#) cbindex)

Low-level API to update devib->cbindex.
- static void [pch_devib_prepare_count](#) ([pch_devib_t](#) *devib, uint16_t count)

Low-level API to update devib->payload with a count field.
- static void [pch_devib_prepare_write_data](#) ([pch_devib_t](#) *devib, void *srcaddr, uint16_t n, proto_chop_flags_t flags)

Low-level API to prepare a Data channel operation command for a device.
- static void [pch_devib_prepare_write_zeroes](#) ([pch_devib_t](#) *devib, uint16_t n, proto_chop_flags_t flags)

Low-level API to prepare a Data channel operation command for a device that will implicitly send zeroes.
- static void [pch_devib_prepare_read_data](#) ([pch_devib_t](#) *devib, void *dstaddr, uint16_t size)

Low-level API to prepare a RequestRead channel operation command for a device.
- void [pch_devib_prepare_update_status](#) ([pch_devib_t](#) *devib, uint8_t devs, void *dstaddr, uint16_t size)

Low-level API to prepare an UpdateStatus channel operation command for a device.
- void [pch_devib_send_or_queue_command](#) ([pch_devib_t](#) *devib)

Variables

- [pch_devib_callback_info_t pch_devib_callbacks](#) []

13.56.1 Detailed Description

The structures and API for a device on a CU.

13.56.2 Macro Definition Documentation

13.56.2.1 PCH_DEVIB_LIST_INIT

```
#define PCH_DEVIB_LIST_INIT()
```

Value:

```
((pch_devib_list_t){ -1, -1 })
```

13.57 devib.h

[Go to the documentation of this file.](#)

```
00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_CU_DEVIB_H
00007 #define _PCH_CU_DEVIB_H
00008
00009 #include "pico/platform/compiler.h"
00010 #include "picochan/ids.h"
00011 #include "picochan/dev_status.h"
00012 #include "picochan/dev_sense.h"
00013 #include "proto/chop.h"
00014 #include "proto/payload.h"
00015
00021
00027 typedef uint8_t pch_cbindex_t;
00028
00029 #define PCH_DEVIB_CALLBACK_DEFAULT      0
00030 #define PCH_DEVIB_CALLBACK_NOOP        255
00031
00037 #define MAX_DEVIB_CALLBACKS 254
00038
00046 #define NUM_DEVIB_CALLBACKS 16
00047 static_assert(NUM_DEVIB_CALLBACKS <= MAX_DEVIB_CALLBACKS,
00048     "NUM_DEVIB_CALLBACKS must not exceed MAX_DEVIB_CALLBACKS");
00049
00050 static_assert(sizeof(pch_dev_sense_t) == 4,
00051     "pch_dev_sense_t must be 4 bytes");
00052
00068 typedef struct __aligned(4) pch_devib {
00070     pch_unit_addr_t next;
00071     pch_cbindex_t cbindex;
00072     uint16_t size;
00073     proto_chop_t op;
00074     uint8_t flags;
00075     proto_payload_t payload;
00076     uint32_t addr;
00077     pch_dev_sense_t sense;
00078 } pch_devib_t;
00079
00080 #define PCH_DEVIB_SPACE_SHIFT (31U - __builtin_clz(2 * sizeof(pch_devib_t) - 1))
00081
00082 static_assert(__builtin_constant_p(PCH_DEVIB_SPACE_SHIFT),
00083     "__builtin_clz() did not produce compile-time constant for PCH_DEVIB_SPACE_SHIFT");
00084
00085 #define PCH_DEVIB_FLAG_STARTED          0x80
00086 #define PCH_DEVIB_FLAG_CMD_WRITE        0x40
00087 #define PCH_DEVIB_FLAG_TX_BUSY          0x20
00088 #define PCH_DEVIB_FLAG_CALLBACK_PENDING 0x10
00089 #define PCH_DEVIB_FLAG_TRACED          0x08
00090 #define PCH_DEVIB_FLAG_STOPPING        0x04
00091 #define PCH_DEVIB_FLAG_START_PENDING    0x02
00092
00093 static inline bool pch_devib_is_started(pch_devib_t *devib) {
00094     return devib->flags & PCH_DEVIB_FLAG_STARTED;
00095 }
00096
00097 static inline bool pch_devib_set_started(pch_devib_t *devib, bool started) {
00098     bool old_started = pch_devib_is_started(devib);
00099     if (started)
00100         devib->flags |= PCH_DEVIB_FLAG_STARTED;
00101     else
00102         devib->flags &= ~PCH_DEVIB_FLAG_STARTED;
```

```
00103         return old_started;
00104     }
00105 }
00106
00107 static inline bool pch_devib_is_cmd_write(pch_devib_t *devib) {
00108     return devib->flags & PCH_DEVIB_FLAG_CMD_WRITE;
00109 }
00110
00111 static inline bool pch_devib_is_tx_busy(pch_devib_t *devib) {
00112     return devib->flags & PCH_DEVIB_FLAG_TX_BUSY;
00113 }
00114
00115 static inline bool pch_devib_set_tx_busy(pch_devib_t *devib, bool tx_busy) {
00116     bool old_tx_busy = pch_devib_is_tx_busy(devib);
00117     if (tx_busy)
00118         devib->flags |= PCH_DEVIB_FLAG_TX_BUSY;
00119     else
00120         devib->flags &= ~PCH_DEVIB_FLAG_TX_BUSY;
00121
00122     return old_tx_busy;
00123 }
00124
00125 static inline bool pch_devib_is_callback_pending(pch_devib_t *devib) {
00126     return devib->flags & PCH_DEVIB_FLAG_CALLBACK_PENDING;
00127 }
00128
00129 static inline bool pch_devib_set_callback_pending(pch_devib_t *devib, bool callback_pending) {
00130     bool old_callback_pending = pch_devib_is_callback_pending(devib);
00131     if (callback_pending)
00132         devib->flags |= PCH_DEVIB_FLAG_CALLBACK_PENDING;
00133     else
00134         devib->flags &= ~PCH_DEVIB_FLAG_CALLBACK_PENDING;
00135
00136     return old_callback_pending;
00137 }
00138
00139 static inline bool pch_devib_is_traced(pch_devib_t *devib) {
00140     return devib->flags & PCH_DEVIB_FLAG_TRACED;
00141 }
00142
00143 static inline bool pch_devib_set_traced(pch_devib_t *devib, bool trace) {
00144     bool old_trace = pch_devib_is_traced(devib);
00145     if (trace)
00146         devib->flags |= PCH_DEVIB_FLAG_TRACED;
00147     else
00148         devib->flags &= ~PCH_DEVIB_FLAG_TRACED;
00149
00150     return old_trace;
00151 }
00152
00153 static inline bool pch_devib_is_stopping(pch_devib_t *devib) {
00154     return devib->flags & PCH_DEVIB_FLAG_STOPPING;
00155 }
00156
00157 static inline bool pch_devib_is_start_pending(pch_devib_t *devib) {
00158     return devib->flags & PCH_DEVIB_FLAG_START_PENDING;
00159 }
00160
00161 static inline bool pch_devib_set_start_pending(pch_devib_t *devib, bool start_pending) {
00162     bool old_start_pending = pch_devib_is_start_pending(devib);
00163     if (start_pending)
00164         devib->flags |= PCH_DEVIB_FLAG_START_PENDING;
00165     else
00166         devib->flags &= ~PCH_DEVIB_FLAG_START_PENDING;
00167
00168     return old_start_pending;
00169 }
00170
00171 // Forward declaration of pch_cu_t for identifying devib by
00172 // (pch_cu_t, pch_unit_addr_t) for callbacks and dev implementations.
00173 typedef struct pch_cu pch_cu_t;
00174
00175 // Callbacks
00176
00177 typedef void (*pch_devib_callback_t)(pch_devib_t *devib);
00178
00179 typedef struct pch_devib_callback_info {
00180     pch_devib_callback_t func;
00181     void *context;
00182 } pch_devib_callback_info_t;
00183
00184 extern pch_devib_callback_info_t pch_devib_callbacks[];
00185
00186 static inline bool pch_cbindex_is_registered(uint cbindex) {
00187     if (cbindex >= NUM_DEVIB_CALLBACKS)
00188         return false;
00189 }
```

```

00199         return pch_devib_callbacks[cbindex].func != NULL;
00200     }
00201
00202     static inline bool pch_cbindex_is_callable(uint cbindex) {
00203         if (cbindex == PCH_DEVIB_CALLBACK_NOOP)
00204             return true;
00205
00206         if (cbindex >= NUM_DEVIB_CALLBACKS)
00207             return false;
00208
00209         return pch_devib_callbacks[cbindex].func != NULL;
00210     }
00211
00212 // devib list handling
00213 typedef struct pch_devib_list {
00214     int16_t head;
00215     int16_t tail;
00216 } pch_devib_list_t;
00217
00218 #define PCH_DEVIB_LIST_INIT() ((pch_devib_list_t){ -1, -1 })
00219
00220 static inline void pch_devib_list_init(pch_devib_list_t *l) {
00221     l->head = -1;
00222     l->tail = -1;
00223 }
00224
00225 // Callback registration API
00226
00227 void pch_register_devib_callback(pch_cbindex_t n, pch_devib_callback_t cbfunc, void *cbctx);
00228
00229 pch_cbindex_t pch_register_unused_devib_callback(pch_devib_callback_t cbfunc, void *cbctx);
00230
00231 void pch_default_devib_callback(pch_devib_t *devib);
00232
00233 static inline void pch_devib_call_callback(pch_devib_t *devib) {
00234     pch_cbindex_t cbindex = devib->cbindex;
00235     assert(pch_cbindex_is_callable(cbindex));
00236
00237     if (cbindex == PCH_DEVIB_CALLBACK_NOOP)
00238         return;
00239
00240     pch_devib_callbacks[cbindex].func(devib);
00241 }
00242
00243 static inline void *pch_devib_callback_context(pch_devib_t *devib) {
00244     return pch_devib_callbacks[devib->cbindex].context;
00245 }
00246
00247 // Low-level API for dev implementation updating devib
00248
00249 static inline void pch_devib_prepare_callback(pch_devib_t *devib, pch_cbindex_t cbindex) {
00250     assert(pch_cbindex_is_callable(cbindex));
00251     devib->cbindex = cbindex;
00252 }
00253
00254 static inline void pch_devib_prepare_count(pch_devib_t *devib, uint16_t count) {
00255     devib->payload = proto_make_count_payload(count);
00256 }
00257
00258 static inline void pch_devib_prepare_write_data(pch_devib_t *devib, void *srcaddr, uint16_t n,
00259     proto_chop_flags_t flags) {
00260     assert(devib->flags & PCH_DEVIB_FLAG_STARTED);
00261     pch_devib_prepare_count(devib, n);
00262     devib->op = PROTO_CHOP_DATA | flags;
00263     devib->addr = (uint32_t)srcaddr;
00264 }
00265
00266 static inline void pch_devib_prepare_write_zeroes(pch_devib_t *devib, uint16_t n, proto_chop_flags_t
00267     flags) {
00268     assert(devib->flags & PCH_DEVIB_FLAG_STARTED);
00269     pch_devib_prepare_count(devib, n);
00270     // hard-code the ResponseRequired flag for now
00271     devib->op = PROTO_CHOP_DATA | PROTO_CHOP_FLAG_SKIP | flags;
00272 }
00273
00274 static inline void pch_devib_prepare_read_data(pch_devib_t *devib, void *dstaddr, uint16_t size) {
00275     assert(devib->flags & PCH_DEVIB_FLAG_STARTED);
00276     pch_devib_prepare_count(devib, size);
00277     devib->op = PROTO_CHOP_REQUEST_READ;
00278     devib->addr = (uint32_t)dstaddr;
00279 }
00280
00281 void pch_devib_prepare_update_status(pch_devib_t *devib, uint8_t devs, void *dstaddr, uint16_t size);
00282
00283 void pch_devib_send_or_queue_command(pch_devib_t *devib);
00284
00285 #endif

```

13.58 hldev_trace.h

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_HLDEV_HLDEV_TRACE_H
00007 #define _PCH_HLDEV_HLDEV_TRACE_H
00008
00009 #include "picochan/devib.h"
00010 #include "picochan/cu.h"
00011 #include "picochan/trc_records.h"
00012 #include "picochan/hldev.h"
00013
00014 static inline bool hdcfg_or_hldev_is_traced(pch_devib_t *devib) {
00015     pch_hldev_config_t *hdcfg = pch_hldev_get_config(devib);
00016     pch_hldev_t *hd = pch_hldev_get(devib);
00017     return pch_dev_range_is_traced(&hdcfg->dev_range)
00018         || pch_hldev_is_traced(hd);
00019 }
00020
00021 // Not using underlying trace macros for now - need to separate out
00022 // trc into its own module to do that properly
00023 #define PCH_HLDEV_TRACE_COND(rt, cond, data) \
00024     do { \
00025         if (cond) \
00026             pch_cus_trace_write_user(rt, &(data), sizeof(data)); \
00027     } while (0)
00028
00029 static inline void trace_hldev_config_init(pch_hldev_config_t *hdcfg) {
00030     pch_dev_range_t *dr = &hdcfg->dev_range;
00031     pch_cu_t *cu = dr->cu;
00032     pch_devib_t *first_devib = pch_get_devib(cu, dr->first_ua);
00033     PCH_HLDEV_TRACE_COND(PCH_TRC_RT_HLDEV_CONFIG_INIT,
00034     pch_cus_is_traced(),
00035     ((struct pch_trdata_hldev_config_init){ \
00036         .hdcfg = (uint32_t)hdcfg,
00037         .start = (uint32_t)hdcfg->start,
00038         .signal = (uint32_t)hdcfg->signal,
00039         .cuaddr = cu->cuaddr,
00040         .first_ua = dr->first_ua,
00041         .num_devices = dr->num_devices,
00042         .cbindex = first_devib->cbindex
00043     }));
00044 }
00045
00046 static inline void trace_hldev_start(pch_devib_t *devib) {
00047     pch_hldev_config_t *hdcfg = pch_hldev_get_config(devib);
00048     pch_hldev_t *hd = pch_hldev_get(devib);
00049     pch_cuaddr_t cuaddr = pch_dev_get_cuaddr(devib);
00050     pch_unit_addr_t ua = pch_dev_get_ua(devib);
00051     PCH_HLDEV_TRACE_COND(PCH_TRC_RT_HLDEV_START,
00052     pch_dev_range_is_traced(&hdcfg->dev_range)
00053     || pch_hldev_is_traced(hd),
00054     ((struct pch_trdata_hldev_start){ \
00055         .cuaddr = cuaddr,
00056         .ua = ua,
00057         .ccwcmd = devib->payload.p0,
00058         .esize = devib->payload.p1
00059     }));
00060 }
00061
00062 static inline void trace_hldev_count(pch_trc_record_type_t rt, pch_devib_t *devib, uint16_t count) {
00063     pch_hldev_config_t *hdcfg = pch_hldev_get_config(devib);
00064     pch_hldev_t *hd = pch_hldev_get(devib);
00065     pch_cuaddr_t cuaddr = pch_dev_get_cuaddr(devib);
00066     pch_unit_addr_t ua = pch_dev_get_ua(devib);
00067     PCH_HLDEV_TRACE_COND(rt,
00068     pch_dev_range_is_traced(&hdcfg->dev_range)
00069     || pch_hldev_is_traced(hd),
00070     ((struct pch_trdata_count_dev){ \
00071         .cuaddr = cuaddr,
00072         .ua = ua,
00073         .count = count,
00074     }));
00075 }
00076
00077 static inline void trace_hldev_counts(pch_trc_record_type_t rt, pch_devib_t *devib, uint16_t count1,
00078     uint16_t count2) {
00079     pch_hldev_config_t *hdcfg = pch_hldev_get_config(devib);
00080     pch_hldev_t *hd = pch_hldev_get(devib);
00081     pch_cuaddr_t cuaddr = pch_dev_get_cuaddr(devib);
00082     pch_unit_addr_t ua = pch_dev_get_ua(devib);
00083     PCH_HLDEV_TRACE_COND(rt,
00084     pch_dev_range_is_traced(&hdcfg->dev_range)

```

```

00084     || pch_hldev_is_traced(hd),
00085     ((struct pch_trdata_counts_dev) {
00086         .cuaddr = cuaddr,
00087         .ua = ua,
00088         .count1 = count1,
00089         .count2 = count2
00090     }));
00091 }
00092
00093 static inline void trace_hldev_byte(pch_trc_record_type_t rt, pch_devib_t *devib, uint8_t byte) {
00094     pch_hldev_config_t *hdcfg = pch_hldev_get_config(devib);
00095     pch_hldev_t *hd = pch_hldev_get(devib);
00096     pch_cuaddr_t cuaddr = pch_dev_get_cuaddr(devib);
00097     pch_unit_addr_t ua = pch_dev_get_ua(devib);
00098     PCH_HLDEV_TRACE_COND(rt,
00099         pch_dev_range_is_traced(&hdcfg->dev_range)
00100         || pch_hldev_is_traced(hd),
00101         ((struct pch_trdata_dev_byte) {
00102             .cuaddr = cuaddr,
00103             .ua = ua,
00104             .byte = byte
00105         }));
00106 }
00107
00108 static inline void trace_hldev_data(pch_trc_record_type_t rt, pch_devib_t *devib, void *addr, uint16_t
00109 count) {
00110     pch_hldev_config_t *hdcfg = pch_hldev_get_config(devib);
00111     pch_hldev_t *hd = pch_hldev_get(devib);
00112     pch_cuaddr_t cuaddr = pch_dev_get_cuaddr(devib);
00113     pch_unit_addr_t ua = pch_dev_get_ua(devib);
00114     PCH_HLDEV_TRACE_COND(rt,
00115         pch_dev_range_is_traced(&hdcfg->dev_range)
00116         || pch_hldev_is_traced(hd),
00117         ((struct pch_trdata_hldev_data) {
00118             .cuaddr = cuaddr,
00119             .ua = ua,
00120             .count = count,
00121             .addr = (uint32_t)addr
00122         }));
00123 }
00124
00125 static inline void trace_hldev_data_then(pch_trc_record_type_t rt, pch_devib_t *devib, void *addr,
00126 uint16_t count, pch_devib_callback_t cbaddr) {
00127     pch_hldev_config_t *hdcfg = pch_hldev_get_config(devib);
00128     pch_hldev_t *hd = pch_hldev_get(devib);
00129     pch_cuaddr_t cuaddr = pch_dev_get_cuaddr(devib);
00130     pch_unit_addr_t ua = pch_dev_get_ua(devib);
00131     PCH_HLDEV_TRACE_COND(rt,
00132         pch_dev_range_is_traced(&hdcfg->dev_range)
00133         || pch_hldev_is_traced(hd),
00134         ((struct pch_trdata_hldev_data_then) {
00135             .cuaddr = cuaddr,
00136             .ua = ua,
00137             .count = count,
00138             .addr = (uint32_t)addr,
00139             .cbaddr = (uint32_t)cbaddr
00140         }));
00141
00142 static inline void trace_hldev_end(pch_devib_t *devib, pch_dev_sense_t sense, uint8_t devstat) {
00143     pch_hldev_config_t *hdcfg = pch_hldev_get_config(devib);
00144     pch_hldev_t *hd = pch_hldev_get(devib);
00145     pch_cuaddr_t cuaddr = pch_dev_get_cuaddr(devib);
00146     pch_unit_addr_t ua = pch_dev_get_ua(devib);
00147     PCH_HLDEV_TRACE_COND(PCH_TRC_RT_HLDEV_END,
00148         pch_dev_range_is_traced(&hdcfg->dev_range)
00149         || pch_hldev_is_traced(hd),
00150         ((struct pch_trdata_hldev_end) {
00151             .cuaddr = cuaddr,
00152             .ua = ua,
00153             .devstat = devstat,
00154             // esize not set via pch_hldev_end() yet
00155             .sense_flags = sense.flags,
00156             .sense_code = sense.code,
00157             .sense_asc = sense.asc,
00158             .sense_ascq = sense.ascq
00159         }));
00160 #endif
00161

```

13.59 hldev/include/picochan/hldev.h File Reference

```
#include "picochan/cu.h"
```

Data Structures

- struct `pch_hldev_config`
`pch_hldev_config_t` represents a range of devices on a CU that is to be used with the hldev API.
- struct `pch_hldev`
`pch_hldev_t` represents a device controlled by the hldev API.

Macros

- #define `PCH_HLDEV_IDLE` 0
- #define `PCH_HLDEV_STARTED` 1
- #define `PCH_HLDEV RECEIVING` 2
- #define `PCH_HLDEV_SENDING` 3
- #define `PCH_HLDEV_SENDING_FINAL` 4
- #define `PCH_HLDEV_ENDING` 5
- #define `PCH_HLDEV_ERR_NO_START_CALLBACK` 1
- #define `PCH_HLDEV_ERR_RECEIVE_FROM_READ_CCW` 2
- #define `PCH_HLDEV_ERR_SEND_TO_WRITE_CCW` 3
- #define `PCH_HLDEV_ERR_IDLE_OP_NOT_START` 4
- #define `PCH_HLDEV_FLAG_EOF` 0x01
- #define `PCH_HLDEV_FLAG_TRACED` 0x02

Typedefs

- typedef struct `pch_hldev_config` `pch_hldev_config_t`
`pch_hldev_config_t` represents a range of devices on a CU that is to be used with the hldev API.
- typedef struct `pch_hldev` `pch_hldev_t`
`pch_hldev_t` represents a device controlled by the hldev API.
- typedef `pch_hldev_t (*) pch_hldev_getter_t` (`pch_hldev_config_t` *hdcfg, int i)
Driver-provided `pch_hldev_t` lookup callback.

Functions

- static `pch_cu_t * pch_hldev_config_get_cu` (`pch_hldev_config_t` *hdcfg)
Convenience inline function to return the CU of the hdcfg.
- static bool `pch_hldev_is_idle` (`pch_hldev_t` *hd)
- static bool `pch_hldev_is_started` (`pch_hldev_t` *hd)
- static bool `pch_hldev_is_receiving` (`pch_hldev_t` *hd)
- static bool `pch_hldev_is_sending` (`pch_hldev_t` *hd)
- static bool `pch_hldev_is_sending_final` (`pch_hldev_t` *hd)
- static bool `pch_hldev_is_traced` (`pch_hldev_t` *hd)
- static void `pch_hldev_set_traced` (`pch_hldev_t` *hd, bool b)
- static `pch_hldev_config_t * pch_hldev_get_config` (`pch_devib_t` *devib)
- static int `pch_hldev_get_index` (`pch_devib_t` *devib)

- static int [pch_hldev_get_index_required](#) ([pch_devib_t](#) *devib)

Look up the index number of this device within the dev_range of its owning pch_hldev_config_t.
- static [pch_hldev_t](#) * [pch_hldev_get](#) ([pch_devib_t](#) *devib)

Look up the index number of this device within the dev_range of its owning pch_hldev_config_t.
- static [pch_hldev_t](#) * [pch_hldev_get_required](#) ([pch_devib_t](#) *devib)

Look up the pch_hldev_t corresponding to device devib.
- static [pch_devib_t](#) * [pch_hldev_get_devib](#) ([pch_hldev_config_t](#) *hdcfg, int i)

Look up the pch_hldev_t corresponding to device devib.
- void [pch_hldev_receive_then](#) ([pch_devib_t](#) *devib, void *dstaddr, uint16_t size, [pch_devib_callback_t](#) callback)

Receive data offered by the current (Write-type) CCW and write it to dstaddr.
- void [pch_hldev_receive](#) ([pch_devib_t](#) *devib, void *dstaddr, uint16_t size)

Receive data offered by the current (Write-type) CCW and write it to dstaddr.
- void [pch_hldev_call_callback](#) ([pch_devib_t](#) *devib)

Reads data from srcaddr and sends it the current (Read-type) CCW.
- void [pch_hldev_send_then](#) ([pch_devib_t](#) *devib, void *srcaddr, uint16_t size, [pch_devib_callback_t](#) callback)

Reads data from srcaddr and sends it the current (Read-type) CCW.
- void [pch_hldev_send_final](#) ([pch_devib_t](#) *devib, void *srcaddr, uint16_t size)

Calls pch_hldev_send() then pch_hldev_end_ok().
- void [pch_hldev_send](#) ([pch_devib_t](#) *devib, void *srcaddr, uint16_t size)

Reads data from srcaddr and sends it the current (Read-type) CCW.
- void [pch_hldev_end](#) ([pch_devib_t](#) *devib, uint8_t extra_devs, [pch_dev_sense_t](#) sense)

Ends the current channel program.
- void [pch_hldev_end_ok](#) ([pch_devib_t](#) *devib)

Ends the current channel program with normal status.
- void [pch_hldev_terminate_string](#) ([pch_devib_t](#) *devib)

Appends a \0 to the buffer of the hldev of devib.
- void [pch_hldev_terminate_string_end_ok](#) ([pch_devib_t](#) *devib)

Does pch_hldev_terminate_string() then pch_hldev_end_ok().
- void [pch_hldev_receive_buffer_final](#) ([pch_devib_t](#) *devib, void *dstaddr, uint16_t size)

Does pch_hldev_receive() then pch_hldev_end_ok().
- void [pch_hldev_receive_string_final](#) ([pch_devib_t](#) *devib, void *dstaddr, uint16_t len)

Does pch_hldev_receive() then pch_hldev_terminate_string_end_ok().
- static void [pch_hldev_end_ok_sense](#) ([pch_devib_t](#) *devib, [pch_dev_sense_t](#) sense)

Ends the current channel program with normal status and sets the sense code.
- static void [pch_hldev_end_reject](#) ([pch_devib_t](#) *devib, uint8_t code)

Ends the current channel program with a Command Reject error.
- static void [pch_hldev_end_exception_sense](#) ([pch_devib_t](#) *devib, [pch_dev_sense_t](#) sense)

Ends the current channel program with UnitException and sets an explicit sense.
- static void [pch_hldev_end_exception](#) ([pch_devib_t](#) *devib)

Ends the current channel program with UnitException and no sense information.
- static void [pch_hldev_end_intervention](#) ([pch_devib_t](#) *devib, uint8_t code)

Ends the current channel program with an InterventionRequired error.
- static void [pch_hldev_end_equipment_check](#) ([pch_devib_t](#) *devib, uint8_t code)

Ends the current channel program with an EquipmentCheck error.
- static void [pch_hldev_end_stopped](#) ([pch_devib_t](#) *devib)

Ends the current channel program, acknowledging a Halt signal from the CSS.
- void [pch_hldev_config_init](#) ([pch_hldev_config_t](#) *hdcfg, [pch_cu_t](#) *cu, [pch_unit_addr_t](#) first_ua, uint16_t num_devices)

Initialises hldev API use for a range of devices on a CU.

13.60 hldev.h

[Go to the documentation of this file.](#)

```

00001 /*
00002  * Copyright (c) 2025 Malcolm Beattie
00003  * SPDX-License-Identifier: MIT
00004 */
00005
00006 #ifndef _PCH_HLDEV_H
00007 #define _PCH_HLDEV_H
00008
00009 #include "picochan/cu.h"
0010
00060
00061 // values for pch_hldev_t state field
00062 #define PCH_HLDEV_IDLE          0
00063 #define PCH_HLDEV_STARTED        1
00064 #define PCH_HLDEV RECEIVING     2
00065 #define PCH_HLDEV_SENDING       3
00066 #define PCH_HLDEV_SENDING_FINAL 4
00067 #define PCH_HLDEV_ENDING        5
00068
00069 // values for code fields of dev_sense_t for PCH_DEV_SENSE_PROTO_ERROR
00070 #define PCH_HLDEV_ERR_NO_START_CALLBACK 1
00071 #define PCH_HLDEV_ERR_RECEIVE_FROM_READ_CCW 2
00072 #define PCH_HLDEV_ERR_SEND_TO_WRITE_CCW 3
00073 #define PCH_HLDEV_ERR_IDLE_OP_NOT_START 4
00074
00075 typedef struct pch_hldev_config pch_hldev_config_t;
00076 typedef struct pch_hldev pch_hldev_t;
00077
00087 typedef pch_hldev_t *(*pch_hldev_getter_t)(pch_hldev_config_t *hdcfg, int i);
00088
00096 typedef struct pch_hldev_config {
00097     pch_dev_range_t      dev_range;
00098     pch_hldev_getter_t   get_hldev;
00099     pch_devib_callback_t start;
00100    pch_devib_callback_t signal;
00101 } pch_hldev_config_t;
00102
00106 static inline pch_cu_t *pch_hldev_config_get_cu(pch_hldev_config_t *hdcfg) {
00107     return hdcfg->dev_range.cu;
00108 }
00109
00119 typedef struct pch_hldev {
00120     pch_devib_callback_t  callback;
00121     void                 *addr; // dest/source address for receive/send
00122     uint16_t              size; // total bytes to receive/send
00123     uint16_t              count; // bytes received/sent so far
00124     uint8_t               state;
00125     uint8_t               flags;
00126     uint8_t               ccwcmd;
00127 } pch_hldev_t;
00128
00129 // values for pch_hldev_t flags
00130 // PCH_HLDEV_FLAG_EOF indicates that no more data is available to be
00131 // received from a Write-type CCW
00132 #define PCH_HLDEV_FLAG_EOF      0x01
00133 // PCH_HLDEV_FLAG_TRACED indicates that trace records will be written
00134 // for events for this hldev
00135 #define PCH_HLDEV_FLAG_TRACED  0x02
00136
00137 static inline bool pch_hldev_is_idle(pch_hldev_t *hd) {
00138     return hd->state == PCH_HLDEV_IDLE;
00139 }
00140
00141 static inline bool pch_hldev_is_started(pch_hldev_t *hd) {
00142     return hd->state == PCH_HLDEV_STARTED;
00143 }
00144
00145 static inline bool pch_hldev_is_receiving(pch_hldev_t *hd) {
00146     return hd->state == PCH_HLDEV RECEIVING;
00147 }
00148
00149 static inline bool pch_hldev_is_sending(pch_hldev_t *hd) {
00150     return hd->state == PCH_HLDEV_SENDING;
00151 }
00152
00153 static inline bool pch_hldev_is_sending_final(pch_hldev_t *hd) {
00154     return hd->state == PCH_HLDEV_SENDING_FINAL;
00155 }
00156
00157 static inline bool pch_hldev_is_traced(pch_hldev_t *hd) {
00158     return hd->flags & PCH_HLDEV_FLAG_TRACED;
00159 }
```

```

00160
00161 static inline void pch_hldev_set_traced(pch_hldev_t *hd, bool b) {
00162     if (b)
00163         hd->flags |= PCH_HLDEV_FLAG_TRACED;
00164     else
00165         hd->flags &= ~PCH_HLDEV_FLAG_TRACED;
00166 }
00167
00168 static inline pch_hldev_config_t *pch_hldev_get_config(pch_devib_t *devib) {
00169     return (pch_hldev_config_t *)pch_devib_callback_context(devib);
00170 }
00171
00172 static inline int pch_hldev_get_index(pch_devib_t *devib) {
00173     pch_hldev_config_t *hdcfg = pch_hldev_get_config(devib);
00174     return pch_dev_range_get_index(&hdcfg->dev_range, devib);
00175 }
00176
00177 static inline int pch_hldev_get_index_required(pch_devib_t *devib) {
00178     pch_hldev_config_t *hdcfg = pch_hldev_get_config(devib);
00179     return pch_dev_range_get_index_required(&hdcfg->dev_range, devib);
00180 }
00181
00182 static inline pch_hldev_t *pch_hldev_get(pch_devib_t *devib) {
00183     int i = pch_hldev_get_index(devib);
00184     if (i == -1)
00185         return NULL;
00186
00187     hdcfg = pch_hldev_get_config(devib);
00188     return hdcfg->get_hldev(hdcfg, i);
00189 }
00190
00191 static inline pch_hldev_t *pch_hldev_get_required(pch_devib_t *devib) {
00192     int i = pch_hldev_get_index_required(devib);
00193     pch_hldev_config_t *hdcfg = pch_hldev_get_config(devib);
00194     return hdcfg->get_hldev(hdcfg, i);
00195 }
00196
00197 static inline pch_devib_t *pch_hldev_get_devib(pch_hldev_config_t *hdcfg, int i) {
00198     return pch_dev_range_get_devib_by_index_required(&hdcfg->dev_range, i);
00199 }
00200
00201 void pch_hldev_receive_then(pch_devib_t *devib, void *dstaddr, uint16_t size, pch_devib_callback_t
00202     callback);
00203
00204 void pch_hldev_receive(pch_devib_t *devib, void *dstaddr, uint16_t size);
00205
00206 void pch_hldev_call_callback(pch_devib_t *devib);
00207
00208 void pch_hldev_send_then(pch_devib_t *devib, void *srcaddr, uint16_t size, pch_devib_callback_t
00209     callback);
00210
00211 void pch_hldev_send_final(pch_devib_t *devib, void *srcaddr, uint16_t size);
00212
00213 void pch_hldev_send(pch_devib_t *devib, void *srcaddr, uint16_t size);
00214
00215 void pch_hldev_end(pch_devib_t *devib, uint8_t extra_devs, pch_dev_sense_t sense);
00216
00217 void pch_hldev_end_ok(pch_devib_t *devib);
00218
00219 void pch_hldev_terminate_string(pch_devib_t *devib);
00220
00221 void pch_hldev_terminate_string_end_ok(pch_devib_t *devib);
00222
00223 void pch_hldev_receive_buffer_final(pch_devib_t *devib, void *dstaddr, uint16_t size);
00224
00225 void pch_hldev_receive_string_final(pch_devib_t *devib, void *dstaddr, uint16_t len);
00226
00227 static inline void pch_hldev_end_ok_sense(pch_devib_t *devib, pch_dev_sense_t sense) {
00228     pch_hldev_end(devib, 0, sense);
00229 }
00230
00231 static inline void pch_hldev_end_reject(pch_devib_t *devib, uint8_t code) {
00232     pch_hldev_end(devib, 0, ((pch_dev_sense_t){
00233         .flags = PCH_DEV_SENSE_COMMAND_REJECT,
00234         .code = code
00235     }));
00236 }
00237
00238 static inline void pch_hldev_end_exception_sense(pch_devib_t *devib, pch_dev_sense_t sense) {
00239     pch_hldev_end(devib, PCH_DEVS_UNIT_EXCEPTION, sense);
00240 }
00241
00242 static inline void pch_hldev_end_exception(pch_devib_t *devib) {
00243     pch_hldev_end_exception_sense(devib, PCH_DEV_SENSE_NONE);
00244 }
00245
00246 static inline void pch_hldev_end_intervention(pch_devib_t *devib, uint8_t code) {

```

```
00411     pch_hldev_end(devib, 0, ((pch_dev_sense_t){  
00412         .flags = PCH_DEV_SENSE_INTERVENTION_REQUIRED,  
00413         .code = code  
00414     }));  
00415 }  
00416  
00424 static inline void pch_hldev_end_equipment_check(pch_devib_t *devib, uint8_t code) {  
00425     pch_hldev_end(devib, 0, ((pch_dev_sense_t){  
00426         .flags = PCH_DEV_SENSE_EQUIPMENT_CHECK,  
00427         .code = code  
00428     }));  
00429 }  
00430  
00438 static inline void pch_hldev_end_stopped(pch_devib_t *devib) {  
00439     pch_hldev_end(devib, 0, ((pch_dev_sense_t){  
00440         .flags = PCH_DEV_SENSE_CANCEL  
00441     }));  
00442 }  
00443  
00473 void pch_hldev_config_init(pch_hldev_config_t *hdcfg, pch_cu_t *cu, pch_unit_addr_t first_ua, uint16_t  
    num_devices);  
00474  
00475 #endif
```


Index

addr_count, 75
base/dmachan/dmachan_internal.h, 107
base/dmachan/dmachan_trace.h, 108
base/dmachan/memchan_internal.h, 109
base/dmachan/piochan.h, 110
base/include/picochan/bsize.h, 110, 112
base/include/picochan/ccw.h, 113, 114
base/include/picochan/dev_status.h, 115, 116
base/include/picochan/dmachan.h, 116
base/include/picochan/dmachan_defs.h, 120
base/include/picochan/ids.h, 121, 122
base/include/picochan/intcode.h, 122, 123
base/include/picochan/scsw.h, 123, 124
base/include/picochan/trc.h, 125, 127
base/include/picochan/trc_record_types.h, 128
base/include/picochan/trc_records.h, 129
base/include/picochan/txsm_state.h, 133
base/proto/chop.h, 133
base/proto/packet.h, 134
base/proto/payload.h, 135
base/trc/bufferset.h, 136
base/trc/trace.h, 137
base/trc/trace_lock.h, 138
base/txsm/txsm.h, 138
bsize.h
 pch_bsize_t, 111
buffers
 pch_trc_bufferset, 92
Channel programs, 5
Channel Subsystem (CSS) API for Applications, 13
Compiling using Picochan, 11
Control Unit (CU) API for Device Drivers Overview, 17
CSS
 css_internal.h, 144
css, 75
css/ccw_fetch.h, 139
css/channel.h, 139, 140
css/css_internal.h, 143, 145
css/css_trace.h, 146
css/include/picochan/css.h, 147, 150
css/include/picochan/pmcw.h, 153, 154
css/include/picochan/schib.h, 155, 156
css/schib_dlist.h, 157
css/schib_internal.h, 157
css/schibs_lock.h, 157
css_internal.h
 CSS, 144
cu/cu_internal.h, 158
cu/cus_trace.h, 159
cu/devibs_lock.h, 160
cu/include/picochan/cu.h, 160, 163
cu/include/picochan/dev_api.h, 167, 169
cu/include/picochan/dev_sense.h, 170, 171
cu/include/picochan/devib.h, 172, 174
Design of Picochan, 21
dev_api.h
 pch_dev_call_final_then, 169
 pch_dev_call_or_reject_then, 169
devib.h
 PCH_DEVIB_LIST_INIT, 174
dmachan_1way_config, 76
dmachan_cmd, 76
dmachan_config, 76
dmachan_link, 77
dmachan_mem_rx_channel_data, 77
dmachan_mem_tx_channel_data, 77
dmachan_pio_rx_channel_data, 77
dmachan_pio_tx_channel_data, 78
dmachan_rx_channel, 78
dmachan_rx_channel_data_t, 78
dmachan_rx_channel_ops, 78
dmachan_tx_channel, 79
dmachan_tx_channel_data_t, 79
dmachan_tx_channel_ops, 79
hldev/hldev_trace.h, 177
hldev/include/picochan/hldev.h, 179, 181
intcode.h
 pch_intcode_t, 122
internal_css, 42
 pch_chp_t, 43
internal_proto, 41
 proto_packet_t, 42
internal_trc, 40
 PCH_CONFIG_ENABLE_TRACE, 41
 pch_trc_bufferset_t, 41
 pch_trc_timestamp_t, 41
irq_index_config, 79
irqnum
 pch_trc_bufferset, 92
MAX_DEVIB_CALLBACKS
 picochan_cu, 57
NUM_DEVIB_CALLBACKS
 picochan_cu, 57
num_devibs

pch_cu, 83
 pch_bsize, 80
 pch_bsize_decode_inline
 picochan_base, 39
 pch_bsize_decode_raw_inline
 picochan_base, 39
 pch_bsize_encode_inline
 picochan_base, 39
 pch_bsize_encode_raw_inline
 picochan_base, 39
 pch_bsize_encodeex_inline
 picochan_base, 39
 pch_bsize_t
 bsize.h, 111
 pch_bsize_wrap
 picochan_base, 40
 PCH_BSIZE_ZERO
 picochan_base, 37
 pch_bsizex, 80
 pch_bsizex_t
 picochan_base, 37
 pch_ccw, 81
 pch_ccw_get_addr
 picochan_css, 46
 pch_ccw_t
 picochan_base, 37
 pch_channel, 82
 pch_chp, 82
 pch_chp_alloc
 picochan_css, 46
 pch_chp_configure_memchan
 picochan_css, 46
 pch_chp_configure_piochan
 picochan_css, 47
 pch_chp_configure_uartchan
 picochan_css, 47
 pch_chp_get_channel
 picochan_css, 47
 pch_chp_start
 picochan_css, 47
 pch_chp_t
 internal_css, 43
 pch_chpid_t
 picochan_base, 37
 PCH_CONFIG_ENABLE_TRACE
 internal_trc, 41
 pch_css_init
 picochan_css, 48
 pch_css_set_func_irq
 picochan_css, 48
 pch_css_set_io_callback
 picochan_css, 48
 pch_css_set_io_irq
 picochan_css, 48
 pch_css_set_trace
 picochan_css, 49
 pch_css_start
 picochan_css, 49
 picochan_cu, 82
 num_devibs, 83
 pch_cu_get_channel
 picochan_cu, 58
 PCH CU INIT
 picochan_cu, 57
 pch_cu_init
 picochan_cu, 58
 pch_cu_register
 picochan_cu, 58
 pch_cu_set_trace_flags
 picochan_cu, 59
 pch_cu_start
 picochan_cu, 59
 pch_cu_t
 picochan_cu, 57
 pch_cus_init
 picochan_cu, 59
 pch_cus_memcu_configure
 picochan_cu, 59
 pch_cus_piocu_configure
 picochan_cu, 59
 pch_cus_set_trace
 picochan_cu, 60
 pch_cus_trace_cu
 picochan_cu, 60
 pch_cus_trace_dev
 picochan_cu, 60
 pch_cus_uartcu_configure
 picochan_cu, 60
 pch_dev_call_final_then
 dev_api.h, 169
 pch_dev_call_or_reject_then
 dev_api.h, 169
 pch_dev_range, 84
 pch_dev_receive_then
 picochan_cu, 61
 pch_dev_send_then
 picochan_cu, 61
 pch_dev_send_zeroes_then
 picochan_cu, 63
 pch_dev_sense, 84
 pch_dev_set_callback
 picochan_cu, 63
 pch_devib, 84
 pch_devib_callback_info, 85
 pch_devib_list, 86
 PCH_DEVIB_LIST_INIT
 devib.h, 174
 pch_devib_prepare_callback
 picochan_cu, 64
 pch_devib_prepare_count
 picochan_cu, 64
 pch_devib_prepare_read_data
 picochan_cu, 64
 pch_devib_prepare_update_status
 picochan_cu, 64
 pch_devib_prepare_write_data

picochan_cu, 65
 picochan_cu, 65

 picochan_cu, 57

 picochan_base, 38

 picochan_cu, 65

 picochan_cu, 66

 picochan_hldev, 69

 picochan_hldev, 69

 picochan_hldev, 70

 picochan_hldev, 70

 picochan_hldev, 70

 picochan_hldev, 70

 picochan_hldev, 71

 picochan_hldev, 71

 picochan_hldev, 71

 picochan_hldev, 71

 picochan_hldev, 71

 picochan_hldev, 72

 picochan_hldev, 72

 picochan_hldev, 72

 picochan_hldev, 72

 picochan_hldev, 69

 picochan_hldev, 72

 picochan_hldev, 73

 picochan_hldev, 73

 picochan_hldev, 73

 picochan_hldev, 73

 picochan_hldev, 74

 picochan_hldev, 69

 picochan_hldev, 74

 picochan_hldev, 74

 intcode.h, 122

 picochan_base, 38

 PCH_NUM_CHANNELS
 picochan_css, 45

 PCH_NUM_CUS
 picochan_cu, 57

 PCH_NUM_ISCS
 picochan_css, 45

 PCH_NUM_SCHIBS
 picochan_css, 46

 pmaw.h, 154

 picochan_cu, 66

 picochan_cu, 66

 picochan_css, 49

 picochan_css, 50

 picochan_css, 50

 picochan_css, 50

 picochan_css, 50

 picochan_css, 51

 picochan_css, 51

 picochan_css, 51

 picochan_css, 51

 picochan_css, 51

 picochan_css, 52

 picochan_css, 52

 picochan_css, 52

 picochan_css, 52

 picochan_css, 53

pch_sch_test
 picochan_css, 53
pch_sch_wait
 picochan_css, 53
pch_sch_wait_timeout
 picochan_css, 53
pch_schib, 89
pch_schib_mda, 90
pch_schib_mda_t
 schib.h, 156
pch_schib_t
 picochan_base, 38
pch_scsw, 91
pch_scsw_t
 scsw.h, 124
pch_test_pending_interruption
 picochan_css, 54
pch_trc_bufferset, 91
 buffers, 92
 irqnum, 92
pch_trc_bufferset_t
 internal_trc, 41
pch_trc_header, 93
PCH_TRC_RT
 trc.h, 127
pch_trc_timestamp, 93
pch_trc_timestamp_t
 internal_trc, 41
pch_trdata_address_change, 93
pch_trdata_byte, 94
pch_trdata_ccw_addr_sid, 94
pch_trdata_chp_alloc, 94
pch_trdata_count_dev, 94
pch_trdata_counts_dev, 95
pch_trdata_cu_register, 95
pch_trdata_cus_call_callback, 95
pch_trdata_cus_init_mem_channel, 95
pch_trdata_cus_register_callback, 96
pch_trdata_cus_tx_complete, 96
pch_trdata_dev, 96
pch_trdata_dev_byte, 96
pch_trdata_dma_init, 97
pch_trdata_dmachan, 97
pch_trdata_dmachan_byte, 97
pch_trdata_dmachan_cmd, 97
pch_trdata_dmachan_piochan_init, 98
pch_trdata_dmachan_segment, 98
pch_trdata_dmachan_segment_memstate, 98
pch_trdata_func_irq, 99
pch_trdata_hldev_config_init, 99
pch_trdata_hldev_data, 99
pch_trdata_hldev_data_then, 100
pch_trdata_hldev_end, 100
pch_trdata_hldev_start, 100
pch_trdata_id_byte, 101
pch_trdata_id_irq, 101
pch_trdata_intcode_scsw, 101
pch_trdata_irq_handler, 101
pch_trdata_irqnum_opt, 102
pch_trdata_packet_dev, 102
pch_trdata_packet_sid, 102
pch_trdata_pio_irq, 102
pch_trdata_scsw_sid_cc, 103
pch_trdata_sid_byte, 103
pch_trdata_word_byte, 103
pch_trdata_word_dev, 103
pch_trdata_word_sid, 104
pch_trdata_word_sid_byte, 104
pch_txsm, 104
pch_uartchan_config, 104
pch_unit_addr_t
 picochan_base, 38
Picochan - a channel subsystem for Raspberry Pi Pico,
 1
picochan_base, 35
 pch_bsize_decode_inline, 39
 pch_bsize_decode_raw_inline, 39
 pch_bsize_encode_inline, 39
 pch_bsize_encode_raw_inline, 39
 pch_bsize_encodex_inline, 39
 pch_bsize_wrap, 40
 PCH_BSIZE_ZERO, 37
 pch_bsizex_t, 37
 pch_ccw_t, 37
 pch_chpid_t, 37
 pch_dmaid_t, 38
 pch_irq_index_t, 38
 pch_schib_t, 38
 pch_unit_addr_t, 38
picochan_css, 43
 pch_ccw_get_addr, 46
 pch_chp_alloc, 46
 pch_chp_configure_memchan, 46
 pch_chp_configure_piochan, 47
 pch_chp_configure_uartchan, 47
 pch_chp_get_channel, 47
 pch_chp_start, 47
 pch_css_init, 48
 pch_css_set_func_irq, 48
 pch_css_set_io_callback, 48
 pch_css_set_io_irq, 48
 pch_css_set_trace, 49
 pch_css_start, 49
 PCH_NUM_CHANNELS, 45
 PCH_NUM_ISCS, 45
 PCH_NUM_SCHIBS, 46
 pch_sch_cancel, 49
 pch_sch_halt, 50
 pch_sch_modify, 50
 pch_sch_modify_enabled, 50
 pch_sch_modify_flags, 50
 pch_sch_modify_intparm, 51
 pch_sch_modify_isc, 51
 pch_sch_modify_traced, 51
 pch_sch_resume, 51
 pch_sch_run_wait, 51

pch_sch_run_wait_timeout, 52
pch_sch_start, 52
pch_sch_store, 52
pch_sch_store_pmcw, 52
pch_sch_store_scsw, 53
pch_sch_test, 53
pch_sch_wait, 53
pch_sch_wait_timeout, 53
pch_test_pending_interruption, 54
void, 54
picochan_cu, 54
 MAX_DEVIB_CALLBACKS, 57
 NUM_DEVIB_CALLBACKS, 57
 pch_cu_get_channel, 58
 PCH CU INIT, 57
 pch_cu_init, 58
 pch_cu_register, 58
 pch_cu_set_trace_flags, 59
 pch_cu_start, 59
 pch_cu_t, 57
 pch_cus_init, 59
 pch_cus_memcu_configure, 59
 pch_cus_piocu_configure, 59
 pch_cus_set_trace, 60
 pch_cus_trace_cu, 60
 pch_cus_trace_dev, 60
 pch_cus_uartcu_configure, 60
 pch_dev_receive_then, 61
 pch_dev_send_then, 61
 pch_dev_send_zeroes_then, 63
 pch_dev_set_callback, 63
 pch_devib_prepare_callback, 64
 pch_devib_prepare_count, 64
 pch_devib_prepare_read_data, 64
 pch_devib_prepare_update_status, 64
 pch_devib_prepare_write_data, 65
 pch_devib_prepare_write_zeroes, 65
 pch_devib_t, 57
 pch_get_cu, 65
 pch_get_devib, 66
 PCH_NUM_CUS, 57
 pch_register_devib_callback, 66
 pch_register_unused_devib_callback, 66
picochan_hldev, 66
 pch_hldev_config_init, 69
 pch_hldev_config_t, 69
 pch_hldev_end, 70
 pch_hldev_end_equipment_check, 70
 pch_hldev_end_exception, 70
 pch_hldev_end_exception_sense, 70
 pch_hldev_end_intervention, 71
 pch_hldev_end_ok, 71
 pch_hldev_end_ok_sense, 71
 pch_hldev_end_reject, 71
 pch_hldev_end_stopped, 71
 pch_hldev_get, 72
 pch_hldev_get_index, 72
 pch_hldev_get_index_required, 72
 pch_hldev_get_required, 72
 pch_hldev_getter_t, 69
 pch_hldev_receive, 72
 pch_hldev_receive_buffer_final, 73
 pch_hldev_receive_string_final, 73
 pch_hldev_receive_then, 73
 pch_hldev_send, 73
 pch_hldev_send_then, 74
 pch_hldev_t, 69
 pch_hldev_terminate_string, 74
 pch_hldev_terminate_string_end_ok, 74
pmcw.h
 pch_pmcw_t, 154
proto_packet, 105
proto_packet_t
 internal_proto, 42
proto_parsed_devstatus_payload, 105
proto_payload, 105
schib.h
 pch_schib_mda_t, 156
scsw.h
 pch_scsw_t, 124
Tracing, 23
trc.h
 PCH TRC RT, 127
ua_slist, 105
void
 picochan_css, 54