

# Asynchronous Programs with Prioritized Task-Buffers

Michael Emmi

LIAFA, Université Paris Diderot, France  
mje@liafa.univ-paris-diderot.fr

Akash Lal

Microsoft Research, Bangalore, India  
akashl@microsoft.com

Shaz Qadeer

Microsoft Research, Redmond, USA  
qadeer@microsoft.com

## Abstract

We consider the algorithmic analysis of asynchronous software systems as a means for building reliable software. A key challenge in designing such analyses is identifying a concurrency model which does not extraneously introduce behaviors infeasible in the actual system, does not extraneously exclude actual behaviors, and isolates the challenging features for analyses to focus on.

Guided by real-world asynchronous software, we propose a concurrency model which enriches the existing serial task-buffer asynchrony model [29] with task-priorities and multiple task-buffers. Our model allows non-serial execution: tasks with higher priority preempt lower-priority tasks, and tasks drawn from distinct buffers freely interleave with one another. Modeling these features allows analysis algorithms to detect otherwise uncaught programming errors in asynchronous programs due to inter-buffer interleaving and task-interruption, while correctly ignoring false errors due to infeasible out-of-priority-order executions.

Besides more precisely capturing real-world systems, our concurrency model inspires the design of a novel analysis algorithm. Given parameters  $K_1, K_2 \in \mathbb{N}$  that restrict inter-buffer task interleaving and intra-buffer task reordering, we give a code-to-code translation to sequential programs, which can then be analyzed by off-the-shelf program analysis tools. For any given parameter values, the resulting sequential program encodes a subset of possible behaviors, and in the limit as both parameters approach infinity, the sequential program encodes all behaviors. We demonstrate the viability of our technique by experimenting with a prototype implementation. Our prototype is competitive with state-of-the-art concurrent program verification tools, and is able to correctly identify errors in simplified Windows device driver code, while ignoring infeasible executions.

**Categories and Subject Descriptors** D.2.4 [Software Engineering]: Software/Program Verification; D.2.5 [Software Engineering]: Testing and Debugging

**General Terms** Algorithms, Reliability, Testing, Verification

**Keywords** Concurrency, Asynchronous programs, Sequentialization

## 1. Introduction

Users of interactive computer systems expect little or no latency in an application's ability to react to their actions. For instance, when

interacting with a graphical user interface (GUI), one expects an instant reaction for each mouse click and key stroke, despite the long running computation the application may be performing. Similarly, one expects a web server to reply to each HTTP request immediately, despite the thousands of concurrent requests the server may be handling. To ensure such low-latency behavior, the modern operating systems on which these applications run provide mechanisms to break and parallelize applications' sequential control flow. Hardware events initiate software handlers which interrupt the currently-executing process, e.g., ensuring each keystroke is communicated to the application immediately. In multi-processing systems, logically disjoint tasks are executed in parallel, e.g., to divide the processing of distinct HTTP connections across several cores or processors.

Traditionally such reactive software systems have been designed as shared-memory multithreaded programs: a collection of software threads—each essentially behaving as a recursive sequential program—execute concurrently, interleaving their read and write accesses to shared memory. Though simple to state, such a concurrency model is complex for the programmer who must predict and prevent undesirable thread interactions by adding synchronization such as atomic locking instructions. This job is particularly difficult given that over-synchronizing, e.g., by protecting all transactions by a single global lock, hampers reactivity and destroys opportunities for parallelization. Furthermore, as the performance of the underlying runtime system is generally quite dependent on the number of concurrent threads system-wide, programmers must also consider external factors such as runtime platform and the presence of other concurrently-executing programs.

In reaction to the shortcomings of multithreading, programmers of reactive software systems are increasingly adopting the “asynchronous programming” paradigm based on serial task-buffers. Essentially, programmers divide computations into short run-to-completion tasks which may create additional tasks to be executed asynchronously. Each task when created is placed into a *task-buffer*, and a runtime system ensures that tasks from the same buffer are serializable. This paradigm has seen widespread adoption in recent years by desktop applications, servers, and embedded systems alike. The Javascript engines of modern web browsers [12], Grand Central Dispatch in MacOS and iOS [2], Linux's work-queues [30], asynchrony in .NET [22], and deferred procedure calls in the Windows kernel [23] are all based on asynchronous programming. Even in the single-processing setting (i.e., without any parallelism) asynchrony frameworks such as Node.js [7] are becoming widely used to design extremely scalable (web) servers.

Despite the heightened abstraction provided by task-buffers, building reliable programs free of errors is still difficult. Since programmers may be required to restructure long-running tasks  $t$  into a sequence of short-running tasks  $t_1, \dots, t_i$ , other tasks executing between some  $t_j$  and  $t_{j+1}$  may interfere with  $t$ 's intended atomic computation. Furthermore, tasks executing across several task-buffers (e.g., on a multi-core processor) are not guaranteed to execute serially, and may interfere with shared memory accesses.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

SIGSOFT'12/FSE-20, November 11–16, 2012, Cary, North Carolina, USA.  
Copyright © 2012 ACM 978-1-4503-1614-9/12/11...\$10.00

Algorithmic formal reasoning is thus a warranted measure against costly programming errors.

In order to design effective program analyses, we propose a formal model to capture the concurrency in real-world reactive systems. In our model, each task has an associated *priority level*, and tasks execute from and post to *multiple* task-buffers. Tasks from each buffer execute serially, one after the other, posting new tasks to the same buffer from which they were taken, but tasks of distinct buffers may interleave. (Initially, each task-buffer contains at least one initial task.) When one task completes, a highest-priority pending task is taken from its buffer and begins executing. At any moment when a task  $t_1$  posts a higher-priority task  $t_2$ ,  $t_1$  is suspended to execute  $t_2$ . When there are no more remaining tasks with higher priority,  $t_1$  resumes execution. The number of priority levels and task-buffers are both finite and statically determined. Furthermore, tasks taken from one task-buffer may not post tasks to another; the only inter-buffer communication occurs through shared-memory.

Our model extends Sen and Viswanathan [29]’s single task-buffer model to more-accurately capture the concurrency in real-world reactive asynchronous programs [2, 22, 23, 30]. Without accounting for priorities, the previous model permits priority-order breaking executions which can never arise in the actual system. By considering a single task-buffer, the previous model excludes inter-buffer task interleavings which can arise in actual systems. In the context of formal verification, the former leads to falsely detected errors, while the latter leads to uncaught errors.

Though typical program analysis problems are decidable for the single task-buffer model without [11, 29] and even with task priorities [3], extending orthogonally to multiple interleaving task-buffers renders the problem undecidable: recursive multithreaded programs [28] are easily captured. Nevertheless, we believe the multiple task-buffer asynchronous model is important enough to be distinguished from the multithreaded model for two reasons. First, encoding an asynchronous program with multiple prioritized task-buffers as a multithreaded program requires adding additional state and synchronization to ensure (a) same-buffer tasks do not interleave, and (b) only highest-priority tasks from each buffer may execute. Encoding these constraints with general-purpose synchronization mechanisms disregards the more declarative program structure, and leads to inefficient program exploration (as shown by our experiments). Second, by leveraging the intensional structure of concurrency in the actual program, we can derive useful heuristics for prioritized program exploration. For example, following the premise of context-bounding [24, 26], we benefit by exploring program executions with relatively few alternations between task-buffers, or relatively few intra-buffer task reorderings (without directly restricting the number of tasks executed).

In the spirit of exploiting the structure of asynchronous programs, we develop a parameterized program analysis by reduction to sequential program analysis. The analysis parameters  $K_1$  and  $K_2$  restrict the amount of interleaving between tasks of different buffers ( $K_1$ ) and reordering between tasks of the same buffer ( $K_2$ ); as we increase  $K_1$  (resp.,  $K_2$ ) our analysis explores more and more inter-buffer task interleavings (resp., intra-buffer task reorderings); in the limit as both  $K_1$  and  $K_2$  approach infinity, our encoding encodes all valid executions. For any given parameter values, we succinctly encode a limited set of asynchronous executions as executions of a non-deterministic sequential program with a polynomial number (in  $K_1$  and  $K_2$ ) of additional copies of shared variables. Our encoding is compositional in the spirit of existing sequential program reductions [4, 8, 15, 18], in that each task-buffer’s execution is explored in isolation from other task-buffers, and the task-buffers themselves are not explicitly represented. Such compositional sidesteps the combinatorial explosion that would

arise by keeping the local-state of other buffers’ tasks, and by explicitly representing the contents of even a single task-buffer.

Our reduction occurs in two steps. First we reduce asynchronous programs with multiple task-buffers to asynchronous programs with a single task-buffer, while preserving task priorities (§4). We accomplish this by a code-to-code translation that introduces  $K_1$  copies of shared variables. Each copy stores the value at which a task resumes after being preempted by other buffers’ tasks; these values are initially guessed, and later validated. Interleavings with other task-buffers are thus simulated locally by moving to the next shared variable copy. In the second step (§5), we reduce single-buffer asynchronous programs with task priorities to sequential programs. We again accomplish this by a code-to-code translation, though in this translation we also introduce copies of shared variables for each priority level. Since our translation targets a sequential program without explicitly representing the task-buffer, each asynchronous task post is roughly translated as a synchronous procedure call. As posts to lower-priority tasks are not allowed to execute immediately, we use the extra shared variable copies to summarize their execution, postponing their effects until later.

This paper makes the following contributions:

- Motivated by our investigation into real-world desktop, server, and embedded reactive software systems (§2), we propose a concurrency model (§3) that naturally and accurately captures their concurrent behaviors.
- We propose an incremental program analysis technique by a two-step reduction to sequential program analysis (§4 and §5).
- We demonstrate that our analysis is relatively easy to implement and efficient in practice. Our prototype implementation is able to discover errors in asynchronous C programs (§6) without imprecisely reporting false errors which would be detected by analyses based on existing asynchrony models.

By translating asynchronous programs to sequential programs, we allow the lifting of the many existing sequential-program analysis tools for (under-approximate) asynchronous program analysis. Our translation is agnostic to datatypes present in the program, and is thus able to target analyses that support arbitrary data-domains, e.g., Boolean programs, programs with integers, or lists, etc.

## 2. Asynchrony in Practice

In order to build practical verification and debugging tools, we must specify the concurrent program behaviors we wish to capture. To better understand why existing formal concurrent programming models are inadequate, we examine two real-world applications: hardware-software interaction in the Windows operating system, and asynchronous multi-processing in the Apache web server.

### 2.1 Hardware-Software Interaction in the Windows Kernel

The primary mechanism for ensuring high-performance hardware interaction in the Windows kernel is *priority interrupt levels*. In the following discourse, we focus on three levels in decreasing priority order—`DEVICE_LEVEL`<sup>1</sup>, `DISPATCH_LEVEL`, and `PASSIVE_LEVEL`.

At the `DEVICE_LEVEL` run the software “interrupt service routines” (ISRs). A Boolean-valued “interrupt line” connecting the device to a processor core triggers a fixed ISR: when a core’s interrupt line is raised, and an ISR is not currently running, the currently-running code is interrupted to execute the ISR. Since `DEVICE_LEVEL` routines prevent any other code, including the scheduler, from executing, `DEVICE_LEVEL` routines should execute in a very short period of time, delegating remaining computation to

<sup>1</sup> `DEVICE_LEVEL` is really a family of levels to which each device maps. Here we consider a generic device mapped to a single level.

an asynchronous “deferred procedure call” (DPC). The Windows kernel maintains a queue of pending DPCs and periodic invocations of the Windows scheduler, and executes each one-by-one at DISPATCH\_LEVEL until completion, until the queue is empty. Normal applications run at PASSIVE\_LEVEL, and thus, only execute when the DPC queue is empty. Like DEVICE\_LEVEL code, DPCs should not sleep or block waiting for I/O; instead they should either continue to defer future work by queueing another DPC, or delegate the work to a PASSIVE\_LEVEL thread. Although DPCs are guaranteed not to interleave with other DPCs nor application threads on the same core, DPCs may execute concurrently with ISRs, DPCs, the Windows scheduler, and threads, of other cores.

Besides bringing reactivity, the priority-level scheme provides synchronization for devices’ shared data. Since code above PASSIVE\_LEVEL executes atomically without preemption by same- or lower-level code, raising from PASSIVE\_LEVEL to DISPATCH\_LEVEL synchronizes device accesses on a single-core.

Our model can precisely capture these aspects of Windows by assigning each task one of the three priority levels, and by dividing code from separate cores into separate task-buffers. In order to capture arbitrary interleaved interaction between hardware and software, we can designate a separate task-buffer for a single spinning hardware-simulating task. Note that ignoring priorities can result in false data-race errors on device-data protected with level-based synchronization, and ignoring multiple buffers will miss real errors due to interleaving across separate cores (or with the hardware).

## 2.2 Multi-Processing in Apache via Grand Central Dispatch

In a recently-released software patch, the once multi-threaded Apache web server has been redesigned as an asynchronous program using the libdispatch concurrency framework [1]. In the updated architecture, the application begins by creating a number of concurrently-executing connection-listener objects, each maintaining a separate queue of incoming connection requests. Each listener handles connection requests by creating a new connection object, which besides storing all data relevant to a given client connection, maintains a queue of tasks pertaining to the connection. Client activity on the low-level network socket triggers additional connection-processing tasks to be placed on the queue. Tasks spurred by periodic timers and server replies are also placed on the queue. Importantly, the tasks manipulating the data of any given connection are placed in the same task-queue, although the connection-listening tasks responsible for initializing new connection data are distributed across several queues.

The underlying concurrency manager, called Grand Central Dispatch (GCD), is responsible for executing tasks from the various queues. GCD ensures that each task from a queue executes only after the previous task has completed.<sup>2</sup> Concerning Apache, this ensures that at most one task per connection executes at any moment, and allows several tasks from distinct connections and connection listeners to execute concurrently.

For any finite number of connections and listeners, our programming model accurately captures the possible executions, by associating a task-buffer to each connection and connection listener. Existing formal models do not suffice. Single-buffer asynchronous programs could not capture potentially unsafe interleaving between connections and between connection-listeners; without adding extra synchronization, multi-threading allow tasks of the same connection to erroneously interleave their shared-memory accesses.

<sup>2</sup> Strictly speaking, GCD schedules at most  $w$  tasks from each queue, where  $w$  is a user-specified per-queue parameter, usually set to 1.

## 2.3 Abstraction of Task-Buffer Order

These systems fit well within our programming model with one caveat: while their task-buffers may be FiFo-ordered, we abstract that order by supposing tasks may be taken from buffers in any order. We believe this is justified for two reasons. First, algorithmic formal reasoning about processes accessing unbounded ordered queues remains a difficult problem.<sup>3</sup> Second, our understanding of these particular systems leads us to believe that while the FiFo semantics is important to ensure fairness and reactivity, key safety properties may not rely on the order. Of course, this is not a technical limitation—one can encode the FiFo order using shared-memory synchronization if required (but at the cost of introducing significant complexity).

## 3. Asynchronous Programs

We consider a programming model in which computations are divided into *tasks*. Each task has a fixed *priority-level* and a *task-buffer* associated with it, and behaves essentially as a recursive sequential program. Besides accessing a global memory shared by all other tasks, each task can *post* additional tasks to its task-buffer for later execution. Same-level tasks from each buffer execute serially, one after the other, yet are interrupted by higher-level tasks, and executed in parallel with tasks from distinct buffers. We call a task-buffer without a currently-executing task *idle*, the yet-to-be executed tasks of a buffer *pending*, the tasks that have finished execution *completed*, and the task chosen to execute when another completes *dispatched*. Initially each task-buffer is idle and contains at least one pending task. When a buffer is idle or a task completes, a highest-priority pending task is dispatched. At any moment when a task  $t_1$  posts a higher-priority task  $t_2$ ,  $t_1$  is suspended to execute  $t_2$ —we say  $t_1$  is *interrupted* by  $t_2$ ; as soon as all higher-priority tasks of the same buffer have completed,  $t_1$  resumes execution.

The resulting model generalizes the classical model of asynchronous programs [29] by adding priority-levels [3] and multiple task-buffers. Here, only highest-priority tasks may be dispatched, and tasks from different task buffers execute in parallel. Though we prefer to keep the concept of task-buffer disconnected from physical entities such as processes, threads, processors, cores, etc., Section 2 describes particular mappings to task-buffers from such entities in real-world asynchronous systems.

We adopt an *interleaving semantics* for our model: at any point in time only tasks from a single task-buffer may execute, but a (*buffer*) *preemption* can transfer control to a task from another buffer. We explicitly mark opportunities for such control transfers with a special program statement called **yield**. Additionally, to further extend the applicability of our model we introduce a similar control-transfer called a (*task*) *preemption* that suspends execution of the current task and transfers control to another same-level task of the same buffer. We mark opportunities for these transfers with a special program statement called **yield**. Having explicit instructions for such control transfer allows for great flexibility in model. We write atomic methods (e.g., synchronization operations) simply by omitting **yields** and **zields** for the duration of the atomic section. We model DISPATCH\_LEVEL deferred procedure calls in Windows (see Section 2) by omitting **yields** (but not **zields**). Moreover, shared-memory multithreaded programs can be modeled simply by inserting **yields** before every statement that accesses shared memory.

Our model assumes that memory accesses are sequentially consistent [20]. While most modern hardware expose a weaker memory consistency semantics, our model is still useful: First, bugs

<sup>3</sup> State-reachability for even a single finite-state process accessing an unbounded queue is undecidable [5].

$$\begin{aligned}
P &::= \text{var } g : T \text{ ( } \text{proc } p \text{ (var } l : T) s \text{ )}^* \\
s &::= s ; s \mid \text{skip} \mid x := e \mid \text{assume } e \\
&\mid \text{if } e \text{ then } s \text{ else } s \mid \text{while } e \text{ do } s \\
&\mid \text{call } x := p \ e \mid \text{return } e \\
&\mid \text{post } m \ p \ e \mid \text{yield} \mid \text{zield} \\
x &::= g \mid l
\end{aligned}$$

**Figure 1.** The grammar of asynchronous programs  $P$ . Here  $T$  is an unspecified type,  $p \in \text{Procs}$  ranges over procedure names,  $e \in \text{Exprs}$  over expressions, and  $m \in M$  over priority levels.

on sequentially-consistent memory are still bugs on a weak memory model; second, we still consider all behaviors of well-synchronized programs, i.e., ones free of data races. Because a weak memory semantics introduces its own set of challenges, we consider handling such semantics orthogonal to the work presented in this paper.

### 3.1 Program Syntax

Let  $\text{Procs}$  be a set of procedure names,  $\text{Vals}$  a set of values,  $\text{Exprs}$  a set of expressions, and  $N, M \in \mathbb{N}$  the number of task-buffers and priority-levels, resp. We denote the set  $\{n \in \mathbb{N} : n < N\}$  by  $N$ . The grammar of Figure 1 describes our language of *asynchronous programs (with prioritized task-buffers)*. We leave the syntax of expressions  $e$  unspecified, though we do insist  $\text{Vals}$  contains true and false, and  $\text{Exprs}$  contains  $\text{Vals}$  and the (nullary) choice operator  $\star$ .

A *multi-buffer* (resp., *single-buffer*) *program* is a program with (resp., without) **zield** statements. A program in which the first statement of each posted procedure<sup>4</sup> is **while**  $\star$  **do yield** is called *reorderable*, a program in which the **yield** statement does (resp., does not) occur otherwise (including transitively called procedures) is called *preemptive* (resp., *non-preemptive*), and a program without **yield** or **zield** statements is called *scheduler-dependent*. Intuitively, a scheduler-dependent program is deterministic modulo nondeterminism in the sequential statements (e.g., arising by using the  $\star$  operator), and modulo the possibly nondeterministic choices made at task-dispatch points; in a reorderable program, any dispatched task can immediately become pending again. A *sequential* program is one without **post**, **yield**, and **zield** statements.

Each program  $P$  declares a single shared type- $T$  global variable  $g$ , and a sequence of procedures named  $p_1 \dots p_i \in \text{Procs}^*$ , each  $p$  having single type- $T$  parameter  $l$  and a top-level statement denoted  $s_p$ . The set of program statements  $s$  is denoted  $\text{Stmts}$ . Furthermore each program  $P$  declares  $N$  parameter-less initial procedures named  $\text{main}(0), \text{main}(1), \dots, \text{main}(N-1)$ , which are never posted nor called; we will assume an initial frame of  $\text{main}(n)$  is initially pending for each task-buffer  $n \in N$ . Intuitively, a **post**  $m \ p \ e$  statement is an asynchronous call to a procedure  $p$  with argument  $e$  to be executed at priority level  $m$ . The **yield** statement transfers control to a same-priority level pending task of the same task-buffer, and the **zield** statement transfers control to a task from another task-buffer. The **assume**  $e$  statement proceeds only when  $e$  evaluates to true; we will use this statement to block undesired executions in subsequent reductions to sequential programs [18].

The programming language we consider is simple, yet very expressive, since the syntax of expressions is left free, and we lose no generality by considering only single global and local variables. A supplementary extended version of this paper [9] lists several syntactic extensions, which easily reduce to the syntax of our grammar, and which we use in the source-to-source translations of the subsequent sections. Additionally, hardware interrupts and lock-based synchronization can be encoded using global shared

$$\begin{aligned}
g, \ell, v &\in \text{Vals} & f &\in \text{Frames} \stackrel{\text{def}}{=} \text{Vals} \times \text{Stmts} \times M \\
e &\in \text{Exprs} & t &\in \text{Tasks} \stackrel{\text{def}}{=} \text{Frames}^* \\
s &\in \text{Stmts} & a &\in N \rightarrow \text{Tasks} \\
p &\in \text{Procs} & b &\in N \rightarrow \mathbb{M}[\text{Tasks}] \\
c &\in \text{Configs} \stackrel{\text{def}}{=} \text{Vals} \times N \times (N \rightarrow \text{Tasks}) \times (N \rightarrow \mathbb{M}[\text{Tasks}])
\end{aligned}$$

**Figure 2.** The semantic domains of meta-variables.

memory; see the supplementary extended version of this paper [9], and Section 3.3.

### 3.2 Program Semantics

A (*procedure-stack*) *frame*  $f = \langle \ell, s, m \rangle$  is a current valuation  $\ell \in \text{Vals}$  to the procedure-local variable  $l$ , along with a statement  $s$  to be executed, and a priority level  $m \in M$ . (Here  $s$  describes the entire body of a procedure  $p$  that remains to be executed, and is initially set to  $p$ 's top-level statement  $s_p$ .) The set of frames is denoted  $\text{Frames} \stackrel{\text{def}}{=} \text{Vals} \times \text{Stmts} \times M$ . A sequence  $t = f_1 \dots f_i$  of frames is called a *task* ( $f_1$  is the top-most frame), and the set of tasks is denoted  $\text{Tasks}$ . The *level* (resp., *base level*) of a task  $t$ , denoted by  $\text{level}(t)$  (resp.,  $\text{base}(t)$ ), is the level of  $t$ 's topmost (resp., bottommost) frame, and  $-1$  when  $t = \varepsilon$ .

Since we consider a cooperative multitasking model, where control transfers between buffers and between tasks of the same buffer are explicit, our operational model need only consider a single currently executing task of a single buffer at any moment. When higher-level tasks of the same buffer interrupt a lower-level task, our model simply adds the higher-level task's frame to the top of the current procedure stack. We thus represent each task-buffer  $n \in N$  by a currently-executing active task  $a(n) \in \text{Tasks}$ , along with a multiset  $b(n) \in \mathbb{M}[\text{Tasks}]$  of pending tasks, and we define a *configuration*  $c = \langle g, n, a, b \rangle$  as a valuation  $g \in \text{Vals}$  of the global variable  $g$ , along with a currently active task-buffer  $n \in N$ , an active task  $a : N \rightarrow \text{Tasks}$  per buffer, and a multiset of pending tasks  $b : N \rightarrow \mathbb{M}[\text{Tasks}]$  per buffer. Figure 2 summarizes the various semantic domains and meta-variable naming conventions.

The transition relation  $\rightarrow^P$  of an asynchronous program  $P$  is given as a set of operational steps  $c_1 \rightarrow^P c_2$  between configurations in a supplementary extended version of this paper [9]. The transitions for the sequential statements are more-or-less standard. The transition for the **post**  $m \ p \ e$  statement creates a new frame  $f$  to execute a given procedure  $p$  at level  $m$ , and places  $f$  in the pending-tasks of the current active task buffer. When a (single-frame) task  $f$  completes its execution, the  $f$  is discarded from the procedure stack to continue execution of the task below. The transition for **yield** from a configuration  $\langle g, n, a, b \rangle$  allows the active task  $t_1$  of buffer  $n$  (i.e.,  $a(n) = t_1 t_3$ ) to relinquish control to another same-priority pending task  $t_2 \in b(n)$  by removing  $t_2$  from  $b(n)$ , updating  $a(n)$  to  $t_2 t_3$  and placing  $t_1$  in  $b(n)$ . The transition for **zield** from a configuration  $\langle g, n_1, a, b \rangle$  simply updates the currently active task-buffer from  $n_1$  to an arbitrary  $n_2 \in N$ . Finally, a task-dispatching rule schedules a highest-level task when the currently-executing task has a lower level; all other transitions are only enabled when the currently-executing task is a highest-level task (per buffer).

An *execution of a program*  $P$  (from  $c_0$  to  $c_j$ ) is a configuration sequence  $c_0 c_1 \dots c_j$  such that  $c_i \rightarrow^P c_{i+1}$  for  $0 \leq i < j$ . A configuration  $c = \langle g, n_0, a, b \rangle$  of a program  $P$  is  *$g_0$ -initial* when  $g = g_0$ ,  $n_0 = 0$ , and for all  $n \in N$ ,

$$a(n) = \varepsilon \quad \text{and} \quad b(n) = \{\langle \ell, s_{\text{main}(n)}, 0 \rangle\}$$

<sup>4</sup> We assume each procedure can be either posted or called, but not both.

for some/any<sup>5</sup>  $\ell \in \text{Vals}$ . A configuration  $\langle g, n, a, b \rangle$  is  $g_f$ -final when  $g = g_f$ . A pair  $\langle g_0, g_f \rangle$  is a *reachability fact* of  $P$  when there exists an execution of  $P$  from some  $c_0$  to some  $c_f$  such that  $c_0$  is  $g_0$ -initial and  $c_f$  is  $g_f$ -final.

**PROBLEM 1 (State-Reachability).** *The state-reachability problem is to determine, given a pair  $\langle g_0, g_f \rangle$  and a program  $P$ , whether  $\langle g_0, g_f \rangle$  is a reachability fact of  $P$ .*

Preemption (i.e., arbitrary use of the **yield** statement) and multiple task-buffers can each be used to simulate arbitrary multi-threaded programs, e.g., by simulating each thread by a task, resp., a task-buffer. As state-reachability for shared-memory multithreaded programs is undecidable [28], the presence of either feature implies undecidability in our model.

**THEOREM 1.** *The state-reachability problem is undecidable for finite-data asynchronous programs with either preemptive tasks, or with multiple task-buffers.*

For single-buffer programs without arbitrary preemption between tasks, Atig et al. [3] have shown decidability by reduction to reachability in a decidable class of Petri nets with inhibitor arcs.

**THEOREM 2.** *The state-reachability problem is decidable for finite-data single-buffer programs without preemption.*

Though Atig et al. [3]’s reduction does show decidability, it does not lead to a practical program analysis algorithm since the only known algorithms for checking reachability in Petri nets have extremely high complexity—they are non-primitive recursive [10]. In the following sections we design an approximating algorithm for the general case, encompassing both cases of Theorem 1 and 2, by reduction to sequential program analysis. Though approximation is necessary in the undecidable case with preemption or multiple buffers, approximation also allows us practical analysis algorithms in the decidable yet complex case with prioritized buffers. Note that though these decidability results only apply to finite-data programs, our sequential reduction applies equally well to programs with infinite data, and does not approximate individual program states; e.g., given a program using unbounded integer variables, our translation encodes a subset of all possible concurrent behaviors, without abstracting in any given state the integer variable valuations.

### 3.3 Modeling Synchronization

As the execution of tasks across multiple task-buffers may interleave, in general, programs need a way of ensuring atomicity of data accesses. Implementing synchronization instructions is not difficult in our model because we have assumed that tasks are only preempted by other buffer’s tasks at designated **yield** points, or by same-buffer tasks at designated **yield** points. A lock, for instance, can be implemented by adding an additional global variable **var lock**:  $\mathbb{B}$ ; acquiring the lock is achieved as follows:

```
while lock = true do
  yield; // only for preemptive programs
  yield;
  lock := true
```

and releasing the lock is as simple as setting **lock** := **false**. Note that the exit from the **while** loop and the assignment **lock** := **true** are guaranteed to happen atomically because there are no interfering **yield** or **yield** statements. Once the lock is held by one task, any other acquiring tasks must wait until it is released.

<sup>5</sup> Since **main**( $n$ ) takes no arguments, the initial local valuation is irrelevant.

## 4. Single-Buffer Reduction

As a first step in our scheme to reduce the state-reachability problem of asynchronous programs to state-reachability in sequential programs, we translate multiple-buffer programs to single-buffer programs, while preserving task priorities. As the state-reachability problem for single-buffer finite-data asynchronous programs with task priorities is decidable [3] for non-preemptive programs<sup>6</sup>, while our multi-buffer variation is not, our translation necessarily represents an approximation of the original problem. Though our translation encodes various inter-buffer interleavings, it cannot encode every inter-buffer interleaving. In order to control and refine the amount of considered interleavings, and thus the degree of approximation, our translation takes a bounding parameter  $K$ . Following the approach of the original multi-threaded sequentializations [18], for a given bounding parameter  $K$ , we explore only  $K$ -round round-robin executions in buffer-index order; i.e., in each round, tasks from buffer 0 execute until a (perhaps not the first) **yield** statement, at which point tasks from buffer 1 execute to some **yield** statement, and so on. At the **yield** statement where a task from buffer  $N - 1$  gives up control, the second round begins, resuming the suspended task of buffer 0. Note that the bounding permits arbitrarily long executions within a buffer.

**EXAMPLE 1 (Restricted Inter-Buffer Interleaving).** *The following asynchronous program with 2 task buffers and a single priority demonstrates how  $K$ -round exploration restricts program behaviors.*

```
var b:  $\mathbb{B}$       proc p ()      proc main(1)()
var r:  $\mathbb{N}$       yield;          post 0 q
               assume !b;      return
               b := true;
proc main(0)()  r := r + 1;    proc q ()
  b := true;    post 0 p ();    yield;
  r := 1;       return         b := false;
  post 0 p ();  return         post 0 q ();
  return        return        return
```

In the round-robin order, execution begins with **main**(0) of the first task-buffer, which sets the variable **b** to **true**, sets **r** to 1, and posts a single task **p**. Each **p** task blocks unless **b** is set to **false**, in which case **b** is set to **true**, **r** incremented, and **p** re-posted. When the **yield** statement is encountered, control may be transferred to the second task buffer, which begins in **main**(1) by posting **q**. Each instance of **q** sets **b** to **false**, and re-posts **q**.

In a single-round execution, i.e.,  $K = 1$ , the only reachable value of **r** is 1. In order to increment **r**, a **q** task of the second buffer, which sets **b** to **false**, must be executed before **p**’s **assume** statement. In general, incrementing **r**  $K$  times requires  $K$  rounds of execution, each in which a **q** task from the second buffer proceeds a **p** task of the first. Since only one such alternation can happen per round,  $K$  rounds are required to make  $K$  alternations.

As in Lal and Reps [18]’s original multi-threaded sequentialization, our code translation  $((\cdot))_M^K$  of Figure 3 stores a copy of the global valuation reached in each round. Initially, the global valuations for the second round and beyond are set non-deterministically. Then, for each task buffer  $n$ , we execute all tasks from  $n$  across all rounds before moving on to the next buffer and resetting the round to 0. At non-deterministically chosen **yield** statements, any task may cease accessing the  $i^{\text{th}}$  global valuation copy and begin using the  $(i + 1)^{\text{st}}$  copy; this simulates the progression of buffer  $n$  from round  $i$  to round  $(i + 1)$ . After each buffer has completed executing all of its tasks, we can determine whether the initially guessed global

<sup>6</sup> Note that the programs Atig et al. [3] consider are non-preemptive; what they refer to as “preemption” we refer to as “interruption.”

```

// translation
// of var g: T
var G[K]: T
var k: K

// translation of g
G[k]

// translation
// of zield
k := in(k, K-1)

// translation
// of post m p e
post (m+1) p e

// translation of
// proc main(i) () s
proc main'(i) () s
proc main(0) ()
  for n=0 to N-1 do
    k := 0;
  post 1 main'(n) ()

```

**Figure 3.** The multi-to-single buffer code translation  $((P))_M^K$  of a multi-buffer asynchronous program  $P$  parameterized by  $K \in \mathbb{N}$ . The resulting single-buffer program encodes only round-robin task-buffer executions of  $K$  rounds.

valuations were valid by ensuring the initial valuation from each round  $i > 0$  matches the valuation reached in round  $(i-1)$ . This validity relation is captured formally by a predicate  $S_M^K$  relating initial and final global valuations: a “sequentialized” execution of  $((P))_M^K$  from  $g_0$  to  $g_f$  represents a valid  $K$ -round round-robin execution of the original program  $P$  only when  $S_M^K(g_0, g_f)$ , in which case a mapping  $f_M^K$  translates the reachability pair  $\langle g_0, g_f \rangle$  to a valid reachability pair  $f_M^K(g_0, g_f)$  in  $P$ . Note that our simulation requires only a single task-buffer since we execute all tasks of each buffer to completion before moving on to the next. To ensure all tasks of each buffer complete before coming back to `main`’s loop, we shift all priority levels up by one.

Formally, our  $K$ -round multi-to-single buffer translation

$$\Theta_M^K = \langle ((\cdot))_M^K, S_M^K, f_M^K \rangle$$

is the code transformation  $((\cdot))_M^K$  listed in Figure 3, along with a validity predicate  $S_M^K : \text{Vals}^2 \rightarrow \mathbb{B}$ , indicating when an execution of  $((P))_M^K$  corresponds to a valid execution of  $P$ , and a function  $f_M^K : \text{Vals}^2 \rightarrow \text{Vals}^2$ , mapping reachability pairs of  $((P))_M^K$  to reachability pairs of  $P$ :

- $S_M^K(g_0, g_f) \stackrel{\text{def}}{=} G[1 \dots K-1](g_0) = G[0 \dots K-2](g_f)$ ,
- $f_M^K(g_0, g_f) \stackrel{\text{def}}{=} \langle G[0](g_0), G[K-1](g_f) \rangle$ .

Given this correspondence, we reduce state-reachability of  $K$ -round multi-buffer round-robin executions of  $P$  to state-reachability of  $((P))_M^K$ ; this reduction thus under-approximates  $P$ ’s behavior.

**THEOREM 3 (Soundness).** *For all programs  $P$ , if  $\langle g_0, g_f \rangle$  is a reachability fact of  $((P))_M^K$  and  $S_M^K(g_0, g_f)$  holds, then  $f_M^K(g_0, g_f)$  is a reachability fact of  $P$ .*

Since every multi-buffer execution can be expressed in a finite number of rounds of a round-robin execution, our reduction completely captures all executions in the limit as  $K$  approaches infinity.

**THEOREM 4 (Completeness).** *For all reachability facts  $\langle g_0, g_f \rangle$  of a program  $P$  there exists  $K \in \mathbb{N}$  and a reachability fact  $\langle g'_0, g'_f \rangle$  of  $((P))_M^K$  such that  $\langle g_0, g_f \rangle = f_M^K(g'_0, g'_f)$  and  $S_M^K(g'_0, g'_f)$ .*

#### 4.1 Translation Composition

Crucial to our staged-translation approach is the fact that a sequence of translations can be composed. The ordered composition of the translations  $\Theta_1 = \langle ((\cdot))_1, S_1, f_1 \rangle$  and  $\Theta_2 = \langle ((\cdot))_2, S_2, f_2 \rangle$  is defined by the translation  $\Theta_2 \circ \Theta_1 = \langle ((\cdot)), S, f \rangle$  such that

- $((\cdot)) = ((\cdot))_2 \circ ((\cdot))_1$ ,

- $S = S_2 \wedge (S_1 \circ f_2)$ , and
- $f = f_1 \circ f_2$ .

When both  $\Theta_1$  and  $\Theta_2$  are sound and complete in the sense of Theorems 3 and 4, then  $\Theta_2 \circ \Theta_1$  is also sound and complete.

## 5. Sequential Reduction

In the second step of our reduction scheme, we translate single-buffer asynchronous programs with task priorities to sequential programs. Though the state-reachability problem is decidable for finite-data single-buffer programs without preemption [3], allowing arbitrary inter-task preemption does make the state-reachability problem undecidable, due to unbridled interleaving between concurrently executing tasks of the same level; indeed recursive multi-threaded programs are easily encoded when use of the yield statement is unrestricted. Furthermore, even in the decidable case of non-preemptive programs, the complexity of state-reachability is very high: due to the arbitrary dispatch order of same-level tasks (and perhaps further complicated by interruptions from higher-level tasks), the problem is at least as hard as reachability in Petri nets [3]—a problem for which the only known algorithms are non-primitive recursive [10].

Thus, as in Section 4, our translation to sequential programs is again obliged (in the presence of preemption), or at least better off (even without preemption), to represent only an approximation of the original state-reachability problem. Our translation encodes only a subset of the possible task interleavings and dispatch orderings. As before, we introduce a bounding parameter  $K$  with which to restrict the amount of interleavings expressed; with increasing values of  $K$  we capture more and more interleaving and task dispatching orders, and in the limit encode all possible executions.

To simplify our translation, we again divide our work in half. In Section 5.1, we propose a translation to remove yields from a given program with task priorities. In Section 5.2, we then translate a yield-free single-buffer asynchronous program with task priorities to a sequential program. The first “yield-elimination” step is crucial to our translation; it deals with both task reorderings (where any of the pending tasks at the same level can be dispatched) and task preemption. Our second step then simulates only a *fixed* schedule of task dispatching, following the approach of delay-bounded scheduling [8]. To ensure our translation encodes all possible task dispatch schedules in the limit as the bounding parameter approaches infinity, we assume programs are reorderable, i.e., by requiring that the first statement of each task is `while * do yield`. (Note that this does not make a program preemptive; recall the definitions of Section 3.1.)

### 5.1 Eliminating Preemption and Reordering

Again following the vectorization approach pioneered by Lal and Reps [18], we proceed by restricting the set of interleaved executions between tasks of any given level to those according to a round-robin schedule; for a given bounding parameter  $K$ , we will explore executions in which each task can be preempted by or reordered with other same-level tasks across  $K$  rounds.

To accomplish this, our code translation  $((\cdot))_Y^K$  of Figure 4 stores a copy  $G[k]$  of the global valuation reached in each round  $k$ , for just one level at a time, and each task stores a current-round counter  $k$ . Initially execution begins with a task at level 0 accessing the 0<sup>th</sup> copy of the global valuation; the other copies of the global valuation are set non-deterministically. At any point upon encountering a `yield` statement, the currently executing task can increment his round counter to any value  $k < K$ , and begin accessing the  $k^{\text{th}}$  copy of the global valuation. Such an increment propels the current task to round  $k$ , simulating a preemption by or reordering with other tasks from his level. When a task in round  $k$  posts a same-level task, the posted task is constrained to execute in or after round  $k$ .

```

// translation of // translation of
// call x := p e // proc p (var l: T) s
call (x,k) :=      proc p (var l: T,
    p (e,cur_lvl,k)      cur_lvl: M,
                        k: K) s

// translation // translation of post m p e
// of return e 2 assert m ≤ cur_lvl+1;
return (e,k)    if m = cur_lvl+1 then
                4 let saved_G = G in
                let G? in
// translation 6 G := G?;
// of var g: T  G[0] := saved_G[k];
var G[K]: T     8 R[cur_lvl] := k;
var R[M]: K     post m p (e,m,0);
                assume G?[1..K-1]
// translation 10 = G[0..K-2];
// of yield     12 saved_G[k] := G[K-1];
k := in(k..K-1) G := saved_G;
                14 else if m = cur_lvl then
// translation  post m p (e,m,k)
// of g         16 else post m p (e,m,R[m])
G[k]

```

**Figure 4.** The yield-eliminating translation  $((P))_Y^K$  of a single-buffer multi-level program  $P$ , parameterized by  $K \in \mathbb{N}$ .

The possibility of inter-level posts makes our reduction significantly more intricate than previous sequentializations [8, 18].

Posts to higher-level tasks interrupt execution of the currently executing task. When such a post happens, we save the global-valuation vector for the current level (Line 4), and allocate a new global-valuation vector for the target level whose first element is initialized with the current global valuation reached by the posting task (Lines 5–7); the other values are again guessed non-deterministically. When control returns to the posting task, we must ensure the guessed global valuations at the beginning of each round of the target level have been reached by previous rounds (Line 11); when this is the case we have simulated some round-robin execution of the target level’s tasks. As long as those guesses can be validated, we restore the previously-saved global-valuation vector for the posting task’s level, update the current-round’s valuation with the final valuation reached in the posted task’s level, and continue executing the posting task (Lines 12–13).

Though posting a lower-priority-level task is handled almost identically to posting a same-level task, there is one important difference: the round of the posted task  $t_2$  must not occur before the round of an interrupted task  $t_1$  of the same priority level waiting below on the task stack; otherwise causality is broken, since  $t_2$  would execute before  $t_1$  in the simulated execution, though  $t_2$ ’s existence may rely on  $t_1$ ’s execution. To prevent such anomalies, we store in  $R[m]$  the current round  $k$  of each priority level  $m$  below the currently executing task, and constrain tasks posted to level  $m$  to execute no sooner than round  $k$ . To simplify our translation, we assume priority-level  $m$  tasks post only tasks of priority at most  $m + 1$ ; posts to higher levels can be encoded by a chain of posts.

We define formally the  $K$ -round yield-eliminating translation

$$\Theta_Y^K = \langle ((\cdot))_Y^K, S_Y^K, f_Y^K \rangle$$

as the code transformation  $((\cdot))_Y^K$  listed in Figure 4, along with a validity predicate  $S_Y^K$  and reachability-fact map  $f_Y^K$ :

- $S_Y^K(g_0, g_f) \stackrel{\text{def}}{=} G[1..K-1](g_0) = G[0..K-2](g_f)$ ,
- $f_Y^K(g_0, g_f) \stackrel{\text{def}}{=} \langle G[0](g_0), G[K-1](g_f) \rangle$ .

Given this correspondence, we reduce state-reachability of  $K$ -round round-robin intra-level executions of  $P$  to state-reachability of  $((P))_Y^K$ ; we thus under-approximate the behavior of  $P$  by restricting the set of interleavings/reorderings between same-level tasks.

**THEOREM 5 (Soundness).** *For all programs  $P$ , if  $\langle g_0, g_f \rangle$  is a reachability fact of  $((P))_Y^K$  and  $S_Y^K(g_0, g_f)$ , then  $f_Y^K(g_0, g_f)$  is a reachability fact of  $P$ .*

Since every execution with yields can be expressed by allocating some finite number of rounds to each execution sequence of same-level tasks, our reduction completely captures all executions in the limit as  $K$  approaches infinity.

**THEOREM 6 (Completeness).** *For all reachability facts  $\langle g_0, g_f \rangle$  of a program  $P$  there exists  $K \in \mathbb{N}$  and a reachability fact  $\langle g'_0, g'_f \rangle$  of  $((P))_Y^K$  such that  $\langle g_0, g_f \rangle = f_Y^K(g'_0, g'_f)$  and  $S_Y^K(g'_0, g'_f)$ .*

## 5.2 Sequentializing Programs with Priorities

By removing all **yield** statements in the previous step, our final translation need only give a translation for scheduler-dependent single-buffer asynchronous programs with priorities. Our reduction expresses all executions according to a particular total order on task-dispatching. Though not strictly important for the soundness nor completeness of our encoding, the determined task-dispatch order roughly corresponds to Emmi et al. [8]’s deterministic depth-first schedule, except here we are faced with the added complexity of multiple priority levels.

**EXAMPLE 2 (Restricted Intra-Buffer Reordering).** *The following reorderable single-buffer asynchronous program demonstrates how our  $K$ -bounded exploration restricts program behaviors. Execution begins with **main**, which sets the variable **b** to **true**, sets **r** to 1, and posts a sequence of **p** tasks followed by a sequence of **q** tasks. Each **p** task blocks unless **b** is set to **false**, in which case **b** is set to **true** and **r** incremented. Each **q** task sets **b** to **false**.*

```

var b: B
var r: N

proc main ()
  b := true;
  r := 1;
  while * do
    post 0 p ();
  while * do
    post 0 q ();
  return

proc p ()
  while * do yield;
  assume !b;
  b := true;
  r := r + 1;
  return

proc q ()
  while * do yield;
  b := false;
  return

```

When  $K = 1$ , we explore only executions according to a deterministic schedule of task dispatching; specifically, according to the depth-first scheduler [8]. For this program, that means all posted **p** tasks must run before any **q** task, in which case the only reachable value of **r** is 1. When  $K > 1$ , we introduce task reordering by allowing each task to advance among the  $K$  rounds at **yield** points. In this way,  $K + 1$  rounds suffices to capture  $K$  alternations from **q** to **p** tasks, allowing the value of **r** to be incremented  $K$  times.

In the case of a single priority level, our asynchronous-to-sequential code translation  $((\cdot))_P$  of Figure 5 is identical to the no-delay depth-first scheduling sequentialization [8]. Each **post** statement is roughly translated to a **call** statement. Since each posted task  $t$  must execute after the completion of the currently executing task, at the point where  $t$  is called, the current valuation of the global variable **g** does not generally correspond to  $t$ ’s initial global valuation. The sequentialization thus introduces an auxiliary variable **G**, which holds at any point the global valuation encountered

```

// translation of
// proc p (var l: T) s
proc p (var l: T,
      cur_lvl: M) s

// translation of
// call x := p e
call x :=
  p (e, cur_lvl)

// translation
// of var g: T
var done: B
var g: T
var G[M]

// translation of
// proc main () s
proc main ()
  done := false;
  s;
  done := true

// translation of g
g

```

```

// translation of
2 // post m p e
assert m ≤ cur_lvl+1;
4 if m = cur_lvl+1 then
  let g? = * in
  6 G[m] := g?;
  call p (e, m);
  8 assume g = g?;
  g := G[m];
10 else // m ≤ cur_lvl
  let saved_G = G[m+1..cur_lvl] in
  12 let saved_g = g in
  let g? = * in
  14 g := G[m];
  G[m] := g?;
  16 call p (e, m);
  assume g = g?;
  18 G[m+1..cur_lvl] := saved_G;
  g := saved_g;

```

**Figure 5.** The sequential translation  $((P))_P$  of a yield-free single-buffer asynchronous program  $P$  with task priorities.

by the next-to-be-posted task. Initially,  $G$ 's value is guessed, and later verified to be the value reached by the initial task. Each time a new task  $t$  is posted,  $G$  is updated with a guess of the value reached by  $t$  and  $t$  begins with the previous value stored in  $G$  (Lines 13–15), and when  $t$  completes, we verify that the guessed value indeed matches the value reached by  $t$  (Line 17). The simulated execution corresponds to a depth-first traversal of the tree of tasks connected by the task-posting relation, in which each task executes atomically, to completion.

The presence of multiple priority levels makes our translation significantly more intricate. First, instead of a single auxiliary variable  $G$  storing the next-to-be-posted task's valuation, we must track that valuation *per priority level*, due to the additional task ordering constraints. Second, when a call to a higher-level posted task returns, we must update the global valuation of the currently-executing task to that reached by the higher-priority tasks (Line 9), rather than restoring previous global valuation (as in Line 19); this captures interruption. Third, calls to lower-level  $m_1$  tasks  $t_1$  must not overwrite the values stored in  $G$  for levels between  $m_1$  and the current level  $m_3 > m_1$ , e.g., by posting additional tasks  $t_2$  to level  $m_2$  between  $m_1$  and  $m_3$ . Doing so would simulate executions in which  $t_2$  executes before other same-level tasks  $t'_2$  not yet posted by level  $m_3$ ; this would be a breach in causality, since  $t'_2$  must in reality execute before  $t_1$ , and thus before  $t_2$ . Our translation prevents such inconsistent behavior by saving the  $G$  values for levels between  $m_1$  and  $m_3$  (Line 11), and restoring them upon return from calls corresponding to lower-level posts (Line 18). Finally, since even the value encountered by the first-posted task is originally guessed, a simulated execution can only be considered valid when the main task completes and can validate the initial guess; we add the additional variable *done* to indicate whether the main task has completed. To simplify our translation, we assume priority-level  $m$  tasks post only tasks of priority at most  $m+1$ ; posts to higher levels can be encoded by a chain of posts.

Formally, our *prioritized asynchronous to sequential translation*

$$\Theta_P = \langle ((\cdot))_P, S_P, f_P \rangle$$

is the code transformation  $((\cdot))_P$  listed in Figure 5, along with the validity predicate  $S_P$  and reachability-fact map  $f_P$  defined as

- $S_P(g_0, g_f) \stackrel{\text{def}}{=} \text{done}(g_f) = \text{true} \wedge G[0](g_0) = g(g_f)$ , and
- $f_P(g_0, g_f) \stackrel{\text{def}}{=} \langle g(g_0), G[0](g_f) \rangle$ .

Given this correspondence, we reduce state-reachability of a single-buffer scheduler-dependent asynchronous program with priorities  $P$  to state-reachability of the sequential program  $((P))_P$ .

**THEOREM 7 (Soundness).** *For all programs  $P$ , if  $\langle g_0, g_f \rangle$  is a reachability fact of  $((P))_P$  and  $S_P(g_0, g_f)$ , then  $f_P(g_0, g_f)$  is a reachability fact of  $P$ .*

Note that we cannot state a completeness result for this final translation step, since the translation only encodes a deterministic schedule of task dispatching. However, when combined with the previous  $K$ -bounded yield-eliminating translation, and the assumption that the original program is reorderable, we do obtain completeness in the limit as  $K$  approaches infinity.

**THEOREM 8 (Completeness).** *For all reachability facts  $\langle g_0, g_f \rangle$  of a reorderable single-buffer asynchronous program  $P$  there exists  $K \in \mathbb{N}$  and a reachability fact  $\langle g'_0, g'_f \rangle$  of  $((P))_P^K$ , and  $\langle g'_0, g'_f \rangle$  such that  $\langle g'_0, g'_f \rangle = f_P(g'_0, g'_f)$ ,  $\langle g_0, g_f \rangle = f_Y^K(g'_0, g'_f)$ ,  $S_P(g'_0, g'_f)$ , and  $S_Y^K(g'_0, g'_f)$ .*

Finally, by choosing  $K_1, K_2 \in \mathbb{N}$ , composing our translations

$$\Theta_M^{K_1} \circ \Theta_Y^{K_2} \circ \Theta_P$$

and gathering the results of Theorems 3–8, we have a sound algorithm for state-reachability of asynchronous programs with multiple prioritized task-buffers and arbitrary preemption, which is complete in the limit as both  $K_1$  and  $K_2$  approach infinity.

## 6. Implementation and Experience

We have implemented our sequentialization technique in a tool called ASYNCCHECKER. It takes a concurrent program with assertions as input, written in the C programming language extended with the **post** primitive for spawning threads. This primitive allows us to easily model concurrency provided by, for example, the **pthread** library, or the Win32 API. The user is also given control on where to insert yields and zields; the default choice being that they are inserted before every access to a shared variable. ASYNCCHECKER also takes two integers as input, which denote the zield budget (i.e., the bound used in Section 4) and the yield budget (i.e., the bound used in Section 5). It uses these budgets to sequentialize the program and then look for assertion violations within those budgets. When it finds an assertion violation, it displays the interleaved error trace. ASYNCCHECKER has the unique capability of targetting one kind of bugs over another by changing the budgets: a high zield bound targets bugs that require inter-buffer interleavings, and a high yield bound targets bugs that require inter-task reorderings or preemptions. ASYNCCHECKER uses CORRAL [19], an SMT-based model checker, as the sequential verifier. Appendix A details how we deal with assertions and error-trace generation in our sequentializations. We now give evidence that even though ASYNCCHECKER uses an elaborate sequentialization, it is still a practical tool capable of finding real bugs using three different experiments.

**First Experiment.** Our first experiment is to compare ASYNCCHECKER against other more mature tools on finding bugs in multi-threaded programs (with a single task-buffer and no priorities). This is to show: (1) Although ASYNCCHECKER is a prototype implementation, it already competes well with existing tools on real programs; (2) one does not pay the cost of using multiple task-buffers or priorities unless the program uses these features. We compare



Name	Outcome	POIROT (sec)	ASYNCCHECKER (sec)
driver1	Correct	8.66	10.63
driver2	Buggy	4.42	3.44
driver3	Buggy	7.48	9.14
driver4	Correct	13.26	9.61
driver5	Buggy	6.1	5.2
driver6	Correct	37.57	77.1
driver7	Correct	44.43	86.56
driver8	Buggy	24.33	29.1
driver9	Buggy	31.5	33.9
driver10	Correct	23.64	25.4

**Figure 6.** Results on POIROT regressions.

ASYNCCHECKER against POIROT [25], which is also based on a sequentialization technique [17, 18] that requires a thread round-robin bound, similar in spirit to ASYNCCHECKER’s yield budget. POIROT also uses CORRAL as the underlying sequential checker.

For benchmarks, we used POIROT’s regression suite that consists of real device drivers. Some drivers have seeded bugs. The sizes of the drivers ranged from 500 to 700 lines of source code, with three threads that exercise different routines exposed by the driver. The results are shown in Fig. 6. We ran ASYNCCHECKER with a yield budget of 1 and a yield budget equal to the round-bound used by POIROT. In each case, the outcome of POIROT and ASYNCCHECKER (buggy or correct) was the same. ASYNCCHECKER performed reasonably well in comparison to POIROT.

For programs with multiple task-buffers or prioritized tasks, there is no tool (other than ASYNCCHECKER) for analyzing them, to the best of our knowledge. However, there is still an alternative to using ASYNCCHECKER: one can encode the task-buffers and priority levels using shared memory and synchronization and then use POIROT on the resulting multithreaded program. We also implemented this approach (lets call it SYNCE). It introduces shared state that counts the number of tasks in each buffer and at each priority level. Next, it inserts assume statements to prevent a task from running if the buffer size at a higher priority level is non-empty.<sup>7</sup>

*Second Experiment.* Consider the single-buffer program shown in Fig. 7. (We assume that there are implicit yields and zields between every two instructions.) The program has a single assertion in `bar` that checks the value of `x` against a parameter `N`. For any positive value of `N`, there is an execution that violates the assertion. Moreover, that execution necessarily has to alternate between priorities 0 and 1 for a total of `N` times. We ran both ASYNCCHECKER and SYNCE on this program with different values of `N`. In each case, we report the time taken by the tools to find the assertion violation under the best possible budget values.

The table in Fig. 7 shows the poor scalability of SYNCE. The reason is that ASYNCCHECKER can find the bug using a yield budget of 1, but POIROT (running underneath SYNCE) requires a context-switch bound proportional to `N` because of SYNCE’s encoding of priorities. The increase in this bound causes exponential slowdown.

The next example, shown in Fig. 8 has two task buffers with initial tasks `main1` and `main2`, respectively. Again, there are implicit yields and zields between every two instructions, except in `bar` that is supposed to execute yield free. This program requires switching between buffers each time the shared variable is incremented. Note that intra-buffer yielding is not necessary for this example—an observation that ASYNCCHECKER can exploit by setting the yield budget to 1 and only increasing the zield budget to find the bug. The results show that even though ASYNCCHECKER has an exponential dependence on the zield budget, it scales much better than SYNCE.

<sup>7</sup> Our companion technical report outlines this approach in detail using a code-to-code transformation.

```

var x: N
var cont: B

proc main()
  x := 0; cont := true;
  call foo();

proc bar()
  var t := x
  x := t + 1
  assert (x != N)
  if(★) then
    cont := true

proc foo()
  if (cont and ★) then
    cont := false
    post 1 bar()
    post 0 foo()

```

N	1	2	3	4
SYNCE	1.5	2.1	13.6	384.2
ASYNCCHECKER	1.2	1.2	1.25	1.34

**Figure 7.** A single-buffer example and the running times (in seconds) of SYNCE and ASYNCCHECKER.

```

var x := 0

proc main1() {
  var i := 0;
  while(★) do
    assume(x = 2*i)
    post 1 bar()
    i := i + 1
}

proc main2()
  var j := 0
  while(★) do
    assume(x = 2*j + 1)
    post 1 bar()
    j := j + 1
    assert(x != 2*N)

proc bar()
  var t := x; x := t + 1;

```

N	1	2	3	4
SYNCE	1.6	5.1	168.9	> 500
ASYNCCHECKER	1.1	1.7	7.23	256.6

**Figure 8.** A multi-buffer example and the running times (in seconds) of SYNCE and ASYNCCHECKER.

This experiment shows that an encoding of priorities and multiple buffers using shared memory may not fit well with the analysis that follows. This motivates our first-class treatment of such features in ASYNCCHECKER.

*Third Experiment.* We used a C program that realistically models hardware-software interaction in Windows, based on previous work [21]. The program is 117 lines of code with two task-buffers (one for the hardware and one for the software) and three priority levels (DEVICE\_LEVEL, DISPATCH\_LEVEL and PASSIVE\_LEVEL). Tasks running at level above PASSIVE\_LEVEL do not yield. The driver, running on the software buffer signals the hardware to read data from a device. When the hardware finishes reading data, it raises an interrupt line (a shared variable). When tasks in the software buffer see that the interrupt line has been raised, they post the interrupt handler (ISR) at DEVICE\_LEVEL (and immediately interrupt themselves). Two read requests from the driver can cause two hardware interrupts to fire, but, because the ISR runs at an elevated level, it cannot interleave with other instances of the ISR task. We seeded a bug in this program where some read request gets dropped without being processed by the driver.

This example is to show why one needs our model. (1) Inter-buffer interleaving is necessary to model the hardware-software interaction (namely, the interrupt mechanism), and (2) priorities are necessary as well: POIROT, which does not understand priorities, gets distracted and reports a data race in the ISR, which is incorrect. ASYNCCHECKER, on the other hand, takes 440 seconds to find the seeded bug (and is incapable of reporting the erroneous data race reported by POIROT). SYNCE takes too long to finish.

*Discussion.* Although our experiments are restricted to small programs, this is not due to scalability limits of ASYNCCHECKER. (In fact, the first experiment shows that ASYNCCHECKER already competes with mature concurrency bug-finding tools.) It is rather because of the modeling overhead required to set up actual programs (like device drivers or Grand Central Dispatch) for static analysis. For instance, device drivers require a faithful modeling of OS synchronization primitives, including ones that deal with IRQs and DPCs. We leave this modeling exercise as future work. Nonetheless, the current set of experiments show that (1) our formal model can capture real-world concurrency patterns; (2) our analysis is easy to implement and scales better than other alternatives for such asynchronous programs.

## 7. Related Work

Our model of asynchronous programs with prioritized task-buffers is inspired by and extends the classical single-buffer asynchronous programming model [11, 13, 29], and that with task-priorities considered once before [3]. Though Atig et al. [3] showed decidability of state-reachability in the asynchronous programming model with priorities, their decision procedure relies on reachability in Petri nets, for which the only known algorithms are extremely complex—they are non-primitive recursive. We build on this body of work by (1) adding multiple task-buffers, (2) demonstrating real-world examples which rely on task priorities and/or multiple task-buffers, and (3) giving a relatively practical parameterized under-approximating algorithm for state reachability, which incrementally explore more and more program behaviors as the parameter value increases, by reduction to state-reachability in sequential programs.

Our work closely follows the line of research on compositional reductions from concurrent to sequential programs. The initial so-called “sequentialization” [27] explored multi-threaded programs up to one context-switch between threads, and was later expanded to handle a parameterized amount of context-switches between a statically-determined set of threads executing in round-robin order [18]. La Torre et al. [15] later provided an alternate encoding better suited toward model-checking the resulting sequential program, and eventually extended the approach to handle programs parameterized by an unbounded number of statically-determined threads [16]. Shortly after, Emmi et al. [8] further extended these results to handle an unbounded amount of dynamically-created tasks, which besides applying to multi-threaded programs, naturally handles asynchronous event-driven programs [11, 13, 29]. Bouajjani et al. [4] pushed these results even further to a sequentialization which attempts to explore as many behaviors as possible within a given analysis budget. Though the latter two of these sequentializations are applicable to asynchronous programs dynamically creating an unbounded number of tasks, they do not account for task priorities, nor multiple task buffers. Though both Kidd et al. [14] and Chaki et al. [6] have demonstrated priority-aware sequentializations, their reductions assume a fixed number of statically-determined tasks, and do not account for multiple task buffers.

## 8. Conclusion

We have introduced a formal model of asynchronous programs with multiple prioritized task-buffers, which closely captures the concurrency present in many real-world asynchronous systems. Though program analysis in our model is complex, we propose an incremental approximate analysis algorithm by reduction to sequential program analysis. The parameters  $K_1, K_2 \in \mathbb{N}$  to our sequential reduction restrict, resp., the amount of inter-buffer interleaving and intra-buffer task orderings explored; in the limit as  $K_1$  and  $K_2$  approach infinity, our reduction explores all program behaviors. We demonstrate that this reduction is relatively easy

to implement, and by using off-the-shelf sequential analysis tools is able to discover concurrency errors, without reporting spurious errors due to modeling imprecision, in asynchronous device driver code in the Windows kernel.

## A. Asserts and Error Traces

*Assertions.* The program transformations presented in this paper preserve reachability facts, which talk about starting and end state of a program execution. In order to check for assertions in the program, we first map them to reachability facts as follows: when an asserted condition is violated, the program is instrumented to raise a flag and throw an exception. The exception has the effect of aborting the current as well as all pending tasks. If we see that the exception flag been raised in the end state of an execution, then we know that an assertion must have been violated in that execution. Thus, our implementation asserts that the exception flag is not set in the sequential program produced by our technique.

*Error Traces.* When the sequential verifier finds a bug in the sequential program produced by our technique, we still need to map the bug back to an execution of the original concurrent program. We follow a general approach to solve this problem, which is easily adaptable to other sequentializations as well. First, we introduce a primitive in our model called **print** that takes a single variable as argument. We assume that when the sequential verifier finds an error trace (in the sequential program), and it passes through some **print** statements, then it prints the values of their arguments in the order they appear on the trace.

Next, we introduce an extra integer variable called `traceCnt` in the original program that is initialized to 0. Finally, at the beginning of each task and after every **yield**, **zield** and **post** statement, we insert the code “`loc := traceCnt; print(loc); traceCnt++`”, where `loc` is a fresh local variable. Because the **print** statement only operates on local state, it will be left untouched by our sequentialization. When the sequential verifier reports an error trace, one simply has to follow the sequence of printed values to reconstruct the interleaving in the error trace.

## References

- [1] Apple Computer Inc. Apache GCD multi-processing module. <http://libdispatch.macosforge.org/trac/wiki/apache>.
- [2] Apple Computer Inc. Grand central dispatch (GCD) reference. [http://developer.apple.com/library/mac/#documentation/Performance/Reference/GCD\\_libdispatch\\_Ref/Reference/reference.html](http://developer.apple.com/library/mac/#documentation/Performance/Reference/GCD_libdispatch_Ref/Reference/reference.html).
- [3] M. F. Atig, A. Bouajjani, and T. Touili. Analyzing asynchronous programs with preemption. In *FSTTCS '08: Proc. IARCS Annual Conference on Foundations of Software Technology and Theoretical Computer Science*, volume 2 of *LIPICs*, pages 37–48. Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik, 2008.
- [4] A. Bouajjani, M. Emmi, and G. Parlato. On sequentializing concurrent programs. In *SAS '11: Proc. 18th International Symposium on Static Analysis*, volume 6887 of *LNCS*, pages 129–145. Springer, 2011.
- [5] D. Brand and P. Zafiropulo. On communicating finite-state machines. *J. ACM*, 30(2):323–342, 1983.
- [6] S. Chaki, A. Gurfinkel, and O. Strichman. Time-bounded analysis of real-time systems. In *FMCAD '11: Proc. 11th International Conference on Formal Methods in Computer-Aided Design*. IEEE, 2010.
- [7] R. Dahl. Node.js: Evented I/O for V8 JavaScript. <http://nodejs.org/>.
- [8] M. Emmi, S. Qadeer, and Z. Rakamarić. Delay-bounded scheduling. In *POPL '11: Proc. 38th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages*, pages 411–422. ACM, 2011.
- [9] M. Emmi, A. Lal, and S. Qadeer. Asynchronous programs with prioritized task-buffers. Technical Report MSR-TR-2012-1, Microsoft Research, 2012.

- [10] J. Esparza. Decidability and complexity of Petri net problems - an introduction. In *Petri Nets: Proc. Dagstuhl Lectures on Petri Nets I: Basic Models, Advances in Petri Nets*, volume 1491 of *LNCS*, pages 374–428. Springer, 1998.
- [11] P. Ganty and R. Majumdar. Algorithmic verification of asynchronous programs. *CoRR*, abs/1011.0551, 2010. <http://arxiv.org/abs/1011.0551>.
- [12] I. Hickson. HTML5: A vocabulary and associated APIs for HTML and XHTML. <http://dev.w3.org/html5/spec/Overview.html>.
- [13] R. Jhala and R. Majumdar. Interprocedural analysis of asynchronous programs. In *POPL '07: Proc. 34th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages*, pages 339–350. ACM, 2007.
- [14] N. Kidd, S. Jagannathan, and J. Vitek. One stack to run them all: Reducing concurrent analysis to sequential analysis under priority scheduling. In *SPIN '10: Proc. 17th International Workshop on Model Checking Software*, volume 6349 of *LNCS*, pages 245–261. Springer, 2010.
- [15] S. La Torre, P. Madhusudan, and G. Parlato. Reducing context-bounded concurrent reachability to sequential reachability. In *CAV '09: Proc. 21st International Conference on Computer Aided Verification*, volume 5643 of *LNCS*, pages 477–492. Springer, 2009.
- [16] S. La Torre, P. Madhusudan, and G. Parlato. Model-checking parameterized concurrent programs using linear interfaces. In *CAV '10: Proc. 22nd International Conference on Computer Aided Verification*, volume 6174 of *LNCS*, pages 629–644. Springer, 2010.
- [17] S. K. Lahiri, S. Qadeer, and Z. Rakamarić. Static and precise detection of concurrency errors in systems code using SMT solvers. In *CAV '09: Proc. 21st International Conference on Computer Aided Verification*, volume 5643 of *LNCS*, pages 509–524. Springer, 2009.
- [18] A. Lal and T. W. Reps. Reducing concurrent analysis under a context bound to sequential analysis. *Formal Methods in System Design*, 35(1): 73–97, 2009.
- [19] A. Lal, S. Qadeer, and S. Lahiri. Corral: A solver for reachability modulo theories. In *CAV '12: Proc. 24th International Conference on Computer Aided Verification*, volume 7358 of *LNCS*, pages 427–443. Springer, 2012.
- [20] L. Lamport. Proving the correctness of multiprocess programs. *IEEE Trans. Software Eng.*, 3(2):125–143, 1977.
- [21] J. Li, F. Xie, T. Ball, V. Levin, and C. McGarvey. An automata-theoretic approach to hardware/software co-verification. In *FASE*, volume 6013 of *LNCS*, pages 248–262. Springer, 2010.
- [22] Microsoft Inc. Parallel programming in the .NET framework. <http://msdn.microsoft.com/en-us/library/dd460693.aspx>.
- [23] Microsoft Inc. Windows kernel-mode driver architecture. [http://msdn.microsoft.com/en-us/library/windows/hardware/ff557560\(v=VS.85\).aspx](http://msdn.microsoft.com/en-us/library/windows/hardware/ff557560(v=VS.85).aspx).
- [24] M. Musuvathi and S. Qadeer. Iterative context bounding for systematic testing of multithreaded programs. In *PLDI '07: Proc. ACM SIGPLAN Conference on Programming Language Design and Implementation*, pages 446–455. ACM, 2007.
- [25] Poirot: The Concurrency Sleuth. <http://research.microsoft.com/en-us/projects/poirot/>.
- [26] S. Qadeer and J. Rehof. Context-bounded model checking of concurrent software. In *TACAS '05: Proc. 11th International Conference on Tools and Algorithms for the Construction and Analysis of Systems*, volume 3440 of *LNCS*, pages 93–107. Springer, 2005.
- [27] S. Qadeer and D. Wu. KISS: Keep it simple and sequential. In *PLDI '04: Proc. ACM SIGPLAN Conference on Programming Language Design and Implementation*, pages 14–24. ACM, 2004.
- [28] G. Ramalingam. Context-sensitive synchronization-sensitive analysis is undecidable. *ACM Trans. Program. Lang. Syst.*, 22(2):416–430, 2000.
- [29] K. Sen and M. Viswanathan. Model checking multithreaded programs with asynchronous atomic methods. In *CAV '06: Proc. 18th International Conference on Computer Aided Verification*, volume 4144 of *LNCS*, pages 300–314. Springer, 2006.
- [30] M. Wilcox. I'll do it later: Softirqs, tasklets, bottom halves, task queues, work queues and timers. In *LCA '03: Proc. 4th Linux Conference Australia*, 2003.