

Instruction set of the ULM (Ulm Lecture Machine)



March 9, 2023

Contents

1	Description of the ULM	4
1.1	Data Types	4
1.2	Expressing the Interpretation of a Bit Pattern	4
1.3	Registers and Virtual Memory	4
2	Directives	6
2.1	.align <expr>	6
2.2	.bss	6
2.3	.byte <expr>	6
2.4	.data	6
2.5	.equ <ident>, <expr>	6
2.6	.global <ident>	6
2.7	.globl <ident>	6
2.8	.long <expr>	6
2.9	.space <expr>	7
2.10	.string <string-literal>	7
2.11	.text	7
2.12	.word <expr>	7
2.13	.quad <expr>	7
3	Instructions	8
3.1	addq	9
3.2	getc	11
3.3	halt	12
3.4	jb	13
3.5	jmp	14
3.6	jnz	15
3.7	jz	16
3.8	load	17
3.9	movb	18
3.10	movq	19
3.11	movsbq	20
3.12	movzbq	21
3.13	putc	22
3.14	subq	23
4	ISA Source File for the ULM Generator	24

Chapter 1

Description of the ULM

1.1 Data Types

Binary digits are called *bits* and have the value 0 or 1. A *bit pattern* is a sequence of bits. For example

$$X := x_{n-1} \dots x_0 \text{ with } x_k \in \{0, 1\} \text{ for } 0 \leq k < n$$

denotes a bit pattern X with n bits. The number of bits in bit pattern is also called its size or width. The ULM architecture defines a *byte* as a bit pattern with 8 bits. Table 1.1 lists ULM's definitions for *word*, *long word*, *quad word* that refer to specific sizes of bit patterns.

1.2 Expressing the Interpretation of a Bit Pattern

For a bit pattern $X = x_{n-1} \dots x_0$ its *unsigned integer* value is expressed and defined through

$$u(X) = u(x_{n-1} \dots x_0) := \sum_{k=0}^{n-1} x_k \cdot 2^k$$

Signed integer values are represented using the *two's complement* and in this respect the notation

$$s(X) = s(x_{n-1}x_{n-2} \dots x_0) := \begin{cases} u(x_{n-2} \dots x_0), & \text{if } x_{n-1} = 0, \\ u(x_{n-2} \dots x_0) - 2^{n-1}, & \text{else} \end{cases}$$

is used.

1.3 Registers and Virtual Memory

The ULM has 256 registers denoted as %0x00, ..., %0xFF. Each of these registers has a width of 64 bits. The %0x00 is a special purpose register and also denoted as *zero register*. Reading from the zero register always gives a bit pattern where all bits have value 0 (zero bit pattern). Writing to the zero register has no effect.

The (virtual) memory of the ULM is an array of 2^{64} memory cells. Each memory cell can store exactly one byte. Each memory cell has an index which is called its *address*. The address is in the range from 0 to $2^{64}-1$ and the first memory cell of the array has address 0. In notations $M_1(a)$ denotes the memory cell with address a .

Data Size	Size in Bytes	Size in Number of Bits
Bytes	-	8
Word	2	16
Long Word	4	32
Quad Word	8	64

Table 1.1: Names for specific sizes of bit patterns.

1.3.1 Endianness

For referring to data in memory in quantities of words, long words and quad words the definitions

$$\begin{aligned}
 M_2(a) &:= M_1(a)M_1(a+1) \\
 M_4(a) &:= M_2(a)M_2(a+2) \\
 M_8(a) &:= M_4(a)M_4(a+4)
 \end{aligned}$$

are used. The ULM architecture is a *big endian* machine. Therefore we have the equalities

$$\begin{aligned}
 u(M_2(a)) &= u(M_1(a)M_1(a+1)) \\
 u(M_4(a)) &= u(M_2(a)M_2(a+2)) \\
 u(M_8(a)) &= u(M_4(a)M_4(a+4))
 \end{aligned}$$

1.3.2 Alignment of Data

A quantity of k bytes are aligned in memory if they are stored at an address which is a multiple of k , i. e.

$$M_k(a) \text{ is aligned } \Leftrightarrow a \bmod k = 0$$

Chapter 2

Directives

2.1 **.align <expr>**

Pad the location counter (in the current segment) to a multiple of <expr>.

2.2 **.bss**

Set current segment to the BSS segment.

2.3 **.byte <expr>**

Expression is assembled into next byte.

2.4 **.data**

Set current segment to the data segment.

2.5 **.equ <ident>, <expr>**

Updates the symbol table. Sets the value of <ident> to <expr>.

2.6 **.global <ident>**

Updates the symbol table. Makes the symbol <ident> visible to the linker.

2.7 **.globl <ident>**

Equivalent to *.globl <ident>*:

Updates the symbol table. Makes the symbol <ident> visible to the linker.

2.8 **.long <expr>**

Expression <expr> is assembled into next long word (4 bytes).

2.9 .space <expr>

Emits <expr> bytes. Each byte with value 0x00.

2.10 .string <string-literal>

Emits bytes for the zero-terminated <string-literal>.

2.11 .text

Set current segment to the text segment.

2.12 .word <expr>

Expression <expr> is assembled into next word (2 bytes).

2.13 .quad <expr>

Expression <expr> is assembled into next quad word (8 bytes).

Chapter 3

Instructions

3.1 addq


3.1.1 Assembly Notation

addq %x, %y, %z

Alternative Assembly Notation

movq %x, %z

Format



Effect

$$(u(\%y) + u(\%x)) \bmod 2^{64} \rightarrow u(\%z)$$

Updates the status flags:

Flag Condition

ZF $u(\%y) + u(\%x) = 0$

CF $u(\%y) + u(\%x) \geq 2^{64}$


OF $s(\%y) + s(\%x) \notin \{-2^{63}, \dots, 2^{63} - 1\}$

SF $s(\%y) + s(\%x) < 0$

3.1.2 Assembly Notation

addq imm, %y, %z

Format



Effect

$$(u(\%y) + u(imm)) \bmod 2^{64} \rightarrow u(\%z)$$

Updates the status flags:


Flag	Condition
ZF	$u(\%y) + u(imm) = 0$
CF	$u(\%y) + u(imm) \geq 2^{64}$
OF	$s(\%y) + s(imm) \notin \{-2^{63}, \dots, 2^{63} - 1\}$
SF	$s(\%y) + s(imm) < 0$

3.2 getc

3.2.1 Assembly Notation

getc %x

Format



Effect


$$s(\text{ulm_readChar}()) \wedge_b 255 \bmod 2^{64} \rightarrow u(\%x)$$

3.3 halt

3.3.1 Assembly Notation

halt imm

Format



Effect

halt program execution with exit code $u(\text{imm}) \bmod 2^8$

3.3.2 Assembly Notation

halt %x

Format



Effect


halt program execution with exit code $u(\%x) \bmod 2^8$

3.4 jb

3.4.1 Assembly Notation

jb offset

Format



Effect

If the condition

$$CF = 1$$

evaluates to true then


$$(u(\%IP) + s(offset)) \bmod 2^{64} \rightarrow u(\%IP)$$

3.5 jmp

3.5.1 Assembly Notation

jmp offset

Format



Effect

$$(u(\%IP) + s(offset)) \bmod 2^{64} \rightarrow u(\%IP)$$

3.5.2 Assembly Notation


jmp %y, %x

Alternative Assembly Notation

call %y, %x

ret %y

Format



Effect

$$(u(\%IP) + 4) \bmod 2^{64} \rightarrow u(\%x)$$

$$u(\%y) \rightarrow u(\%IP)$$

3.6 jnz


3.6.1 Assembly Notation

jnz offset

Alternative Assembly Notation

jne offset

Format



Effect

If the condition

$$ZF = 0$$

evaluates to true then

$$(u(\%IP) + s(offset)) \bmod 2^{64} \rightarrow u(\%IP)$$

3.7 jz


3.7.1 Assembly Notation

jz offset

Alternative Assembly Notation

je offset

Format



Effect

If the condition

$$ZF = 1$$

evaluates to true then

$$(u(\%IP) + s(offset)) \bmod 2^{64} \rightarrow u(\%IP)$$

3.8 load

3.8.1 Assembly Notation

load imm, %dest

Format



Effect

$$u(imm) \bmod 2^{64} \rightarrow u(\%dest)$$

3.9 movb

3.9.1 Assembly Notation

`movb %data, offset(%addr)`

Alternative Assembly Notation

`movb %data, (%addr)`

Format

32	24	20	16	0
0x22	data	addr	offset	

Effect

$u(\%data) \bmod 2^8 \rightarrow u(M_1(addr))$ with $addr = (s(offset) + u(\%addr)) \bmod 2^{64}$

3.10 movq


3.10.1 Assembly Notation

movq offset(%addr), %data

Alternative Assembly Notation

movq (%addr), %data

Format



Effect

$u(M_8(addr)) \rightarrow u(\%data)$ with $addr = (s(offset) + u(\%addr)) \bmod 2^{64}$


3.10.2 Assembly Notation

movq %data, offset(%addr)

Alternative Assembly Notation

movq %data, (%addr)

Format



Effect

$u(\%data) \bmod 2^{64} \rightarrow u(M_8(addr))$ with $addr = (s(offset) + u(\%addr)) \bmod 2^{64}$

3.11 movsbq

3.11.1 Assembly Notation

movsbq offset(%addr), %data

Alternative Assembly Notation

movsbq (%addr), %data

Format

32	24	20	16	0
0x21	data	addr	offset	

Effect

$s(M_1(addr)) \rightarrow u(\%data)$ with $addr = (s(offset) + u(\%addr)) \bmod 2^{64}$

3.12 movzbq

3.12.1 Assembly Notation

movzbq offset(%addr), %data

Alternative Assembly Notation

movzbq (%addr), %data

Format

32	24	20	16	0
0x20	data	addr	offset	

Effect

$u(M_1(addr)) \rightarrow u(\%data)$ with $addr = (s(offset) + u(\%addr)) \bmod 2^{64}$

3.13 putc

3.13.1 Assembly Notation

putc %x

Format




Effect

ulm_printChar(%x)

3.13.2 Assembly Notation

putc imm

Format



Effect


ulm_printChar(imm)

3.14 subq

3.14.1 Assembly Notation

subq %x, %y, %z

Format



Effect

$$(u(\%y) - u(\%x)) \bmod 2^{64} \rightarrow u(\%z)$$


Updates the status flags:

Flag	Condition
ZF	$u(\%y) - u(\%x) = 0$
CF	$u(\%y) - u(\%x) < 0$
OF	$s(\%y) - s(\%x) \notin \{-2^{63}, \dots, 2^{63} - 1\}$
SF	$s(\%y) - s(\%x) < 0$

3.14.2 Assembly Notation

subq imm, %y, %z

Format



Effect

$$(u(\%y) - u(imm)) \bmod 2^{64} \rightarrow u(\%z)$$

Updates the status flags:

Flag	Condition
ZF	$u(\%y) - u(imm) = 0$
CF	$u(\%y) - u(imm) < 0$
OF	$s(\%y) - s(imm) \notin \{-2^{63}, \dots, 2^{63} - 1\}$
SF	$s(\%y) - s(imm) < 0$

Chapter 4

ISA Source File for the ULM Generator

```
1  U8 (OP u 8) (imm u 8)
2  R (OP u 8) (x u 4)
3  RR (OP u 8) (y u 4) (x u 4)
4  REL_JMP (OP u 8) (offset j 24)
5  U20_R (OP u 8) (dest u 4) (imm u 20)
6  R_R_R (OP u 8) (z u 4) (y u 4) (x u 4)
7  U16_R_R (OP u 8) (z u 4) (y u 4) (imm u 16)
8  MR_R (OP u 8) (data u 4) (addr u 4) (offset s 16)
9  R_MR (OP u 8) (data u 4) (addr u 4) (offset s 16)
10
11 #
12 # CU (control unit) instructions
13 #
14
15 0x01 U8
16 : halt imm
17     ulm_halt(imm);
18
19 0x02 R
20 : halt %x
21     ulm_halt(ulm_regVal(x));
22
23 0x03 REL_JMP
24 : jnz offset
25 : jne offset
26     ulm_conditionalRelJump(ulm_statusReg[ULM_ZF] == 0, offset);
27
28 0x04 REL_JMP
29 : jz offset
30 : je offset
31     ulm_conditionalRelJump(ulm_statusReg[ULM_ZF] == 1, offset);
32
33 0x05 REL_JMP
34 : jmp offset
35     ulm_unconditionalRelJump(offset);
```



```

36
37 0x06 REL_JMP
38 : jb offset
39     ulm_conditionalRelJump(ulm_statusReg[ULM_CF] == 1, offset);
40
41 0x07 RR
42 : jmp %y, %x
43 : call %y, %x
44 : ret %y
45     ulm_absJump(ulm_regVal(y), x);
46
47
48 #
49 # ALU (arithmetic logic unit)
50 #
51
52 0x10 U20_R
53 : load imm, %dest
54     ulm_setReg(imm, dest);
55
56 0x11 R_R_R
57 : addq %x, %y, %z
58 : movq %x, %z
59     ulm_add64(ulm_regVal(x), ulm_regVal(y), z);
60
61 0x12 U16_R_R
62 : addq imm, %y, %z
63     ulm_add64(imm, ulm_regVal(y), z);
64
65 0x13 R_R_R
66 : subq %x, %y, %z
67     ulm_sub64(ulm_regVal(x), ulm_regVal(y), z);
68
69 0x14 U16_R_R
70 : subq imm, %y, %z
71     ulm_sub64(imm, ulm_regVal(y), z);
72
73 #
74 # bus instructions
75 #
76
77 0x20 MR_R
78 : movzbq offset(%addr), %data
79 : movzbq (%addr), %data
80     ulm_fetch64(offset, addr, 0, 1, ULM_ZERO_EXT, 1, data);
81
82 0x21 MR_R
83 : movsbq offset(%addr), %data
84 : movsbq (%addr), %data
85     ulm_fetch64(offset, addr, 0, 1, ULM_SIGN_EXT, 1, data);
86
87 0x22 R_MR
88 : movb %data, offset(%addr)

```

```
89 : movb %data, (%addr)
90     ulm_store64(offset, addr, 0, 0, 1, data);
91
92 0x23 MR_R
93 : movq offset(%addr), %data
94 : movq (%addr), %data
95     ulm_fetch64(offset, addr, 0, 1, ULM_ZERO_EXT, 8, data);
96
97 0x24 R_MR
98 : movq %data, offset(%addr)
99 : movq %data, (%addr)
100     ulm_store64(offset, addr, 0, 0, 8, data);
101
102 #
103 # i/o instructions
104 #
105 0x30 R
106 : putc %x
107     ulm_printChar(ulm_regVal(x));
108
109 0x31 U8
110 : putc imm
111     ulm_printChar(imm);
112
113 0x32 R
114 : getc %x
115     ulm_setReg(ulm_readChar() & 0xFF, x);
```
