


# Instruction set of the ULM (Ulm Lecture Machine)



February 6, 2023



# Contents

<b>1</b>	<b>Description of the ULM</b>	<b>4</b>
1.1	Data Types . . . . .	4
1.2	Expressing the Interpretation of a Bit Pattern . . . . .	4
1.3	Registers and Virtual Memory . . . . .	4
<b>2</b>	<b>Directives</b>	<b>6</b>
2.1	.align <expr> . . . . .	6
2.2	.bss . . . . .	6
2.3	.byte <expr> . . . . .	6
2.4	.data . . . . .	6
2.5	.equ <ident>, <expr> . . . . .	6
2.6	.global <ident> . . . . .	6
2.7	.globl <ident> . . . . .	6
2.8	.long <expr> . . . . .	6
2.9	.space <expr> . . . . .	7
2.10	.string <string-literal> . . . . .	7
2.11	.text . . . . .	7
2.12	.word <expr> . . . . .	7
2.13	.quad <expr> . . . . .	7
<b>3</b>	<b>Instructions</b>	<b>8</b>
3.1	addq . . . . .	9
3.2	halt . . . . .	10
3.3	jmp . . . . .	11
3.4	jnz . . . . .	12
3.5	jz . . . . .	13
3.6	load . . . . .	14
3.7	movzbq . . . . .	15
3.8	putc . . . . .	16
3.9	subq . . . . .	17
<b>4</b>	<b>ISA Source File for the ULM Generator</b>	<b>18</b>

# Chapter 1

## Description of the ULM

### 1.1 Data Types

Binary digits are called *bits* and have the value 0 or 1. A *bit pattern* is a sequence of bits. For example

$$X := x_{n-1} \dots x_0 \text{ with } x_k \in \{0, 1\} \text{ for } 0 \leq k < n$$

denotes a bit pattern  $X$  with  $n$  bits. The number of bits in bit pattern is also called its size or width. The ULM architecture defines a *byte* as a bit pattern with 8 bits. Table 1.1 lists ULM's definitions for *word*, *long word*, *quad word* that refer to specific sizes of bit patterns.

### 1.2 Expressing the Interpretation of a Bit Pattern

For a bit pattern  $X = x_{n-1} \dots x_0$  its *unsigned integer* value is expressed and defined through

$$u(X) = u(x_{n-1} \dots x_0) := \sum_{k=0}^{n-1} x_k \cdot 2^k$$

*Signed integer* values are represented using the *two's complement* and in this respect the notation

$$s(X) = s(x_{n-1}x_{n-2} \dots x_0) := \begin{cases} u(x_{n-2} \dots x_0), & \text{if } x_{n-1} = 0, \\ u(x_{n-2} \dots x_0) - 2^{n-1}, & \text{else} \end{cases}$$

is used.

### 1.3 Registers and Virtual Memory

The ULM has 256 registers denoted as %0x00, ..., %0xFF. Each of these registers has a width of 64 bits. The %0x00 is a special purpose register and also denoted as *zero register*. Reading from the zero register always gives a bit pattern where all bits have value 0 (zero bit pattern). Writing to the zero register has no effect.

The (virtual) memory of the ULM is an array of  $2^{64}$  memory cells. Each memory cell can store exactly one byte. Each memory cell has an index which is called its *address*. The address is in the range from 0 to  $2^{64}-1$  and the first memory cell of the array has address 0. In notations  $M_1(a)$  denotes the memory cell with address  $a$ .

Data Size	Size in Bytes	Size in Number of Bits
Bytes	-	8
Word	2	16
Long Word	4	32
Quad Word	8	64

Table 1.1: Names for specific sizes of bit patterns.

### 1.3.1 Endianness

For referring to data in memory in quantities of words, long words and quad words the definitions

$$\begin{aligned}
 M_2(a) &:= M_1(a)M_1(a+1) \\
 M_4(a) &:= M_2(a)M_2(a+2) \\
 M_8(a) &:= M_4(a)M_4(a+4)
 \end{aligned}$$

are used. The ULM architecture is a *big endian* machine. Therefore we have the equalities

$$\begin{aligned}
 u(M_2(a)) &= u(M_1(a)M_1(a+1)) \\
 u(M_4(a)) &= u(M_2(a)M_2(a+2)) \\
 u(M_8(a)) &= u(M_4(a)M_4(a+4))
 \end{aligned}$$

### 1.3.2 Alignment of Data

A quantity of  $k$  bytes are aligned in memory if they are stored at an address which is a multiple of  $k$ , i. e.

$$M_k(a) \text{ is aligned } \Leftrightarrow a \bmod k = 0$$

## Chapter 2

# Directives

### 2.1 **.align <expr>**

Pad the location counter (in the current segment) to a multiple of <expr>.

### 2.2 **.bss**

Set current segment to the BSS segment.

### 2.3 **.byte <expr>**

Expression is assembled into next byte.

### 2.4 **.data**

Set current segment to the data segment.

### 2.5 **.equ <ident>, <expr>**

Updates the symbol table. Sets the value of <ident> to <expr>.

### 2.6 **.global <ident>**

Updates the symbol table. Makes the symbol <ident> visible to the linker.

### 2.7 **.globl <ident>**

Equivalent to *.globl <ident>*:

Updates the symbol table. Makes the symbol <ident> visible to the linker.

### 2.8 **.long <expr>**

Expression <expr> is assembled into next long word (4 bytes).

## 2.9 .space <expr>

Emits <expr> bytes. Each byte with value 0x00.

## 2.10 .string <string-literal>

Emits bytes for the zero-terminated <string-literal>.

## 2.11 .text

Set current segment to the text segment.

## 2.12 .word <expr>

Expression <expr> is assembled into next word (2 bytes).

## 2.13 .quad <expr>

Expression <expr> is assembled into next quad word (8 bytes).

## **Chapter 3**

# **Instructions**




## 3.1 addq

### 3.1.1 Assembly Notation

addq %x, %y, %z

#### Format



#### Effect

$$(u(\%y) + u(\%x)) \bmod 2^{64} \rightarrow u(\%z)$$


Updates the status flags:

Flag	Condition
ZF	$u(\%y) + u(\%x) = 0$
CF	$u(\%y) + u(\%x) \geq 2^{64}$
OF	$s(\%y) + s(\%x) \notin \{-2^{63}, \dots, 2^{63} - 1\}$
SF	$s(\%y) + s(\%x) < 0$

### 3.1.2 Assembly Notation

addq imm, %y, %z

#### Format



#### Effect

$$(u(\%y) + u(imm)) \bmod 2^{64} \rightarrow u(\%z)$$

Updates the status flags:


Flag	Condition
ZF	$u(\%y) + u(imm) = 0$
CF	$u(\%y) + u(imm) \geq 2^{64}$
OF	$s(\%y) + s(imm) \notin \{-2^{63}, \dots, 2^{63} - 1\}$
SF	$s(\%y) + s(imm) < 0$

## 3.2 halt

### 3.2.1 Assembly Notation

halt imm

#### Format



#### Effect


halt program execution with exit code  $u(\text{imm}) \bmod 2^8$

## 3.3 jmp

### 3.3.1 Assembly Notation

jmp offset

#### Format



#### Effect

$$(u(\%IP) + s(offset)) \bmod 2^{64} \rightarrow u(\%IP)$$

## 3.4 jnz


### 3.4.1 Assembly Notation

jnz offset

#### Alternative Assembly Notation

jne offset

#### Format



#### Effect

If the condition

$$ZF = 0$$

evaluates to true then

$$(u(\%IP) + s(offset)) \bmod 2^{64} \rightarrow u(\%IP)$$

## 3.5 jz


### 3.5.1 Assembly Notation

jz offset

#### Alternative Assembly Notation

je offset

#### Format



#### Effect

If the condition

$$ZF = 1$$

evaluates to true then


$$(u(\%IP) + s(offset)) \bmod 2^{64} \rightarrow u(\%IP)$$

## 3.6 load

### 3.6.1 Assembly Notation

load imm, %dest

#### Format



#### Effect

$$u(imm) \bmod 2^{64} \rightarrow u(\%dest)$$

### 3.7 movzbq

#### 3.7.1 Assembly Notation

movzbq (%addr), %dest

**Format**



**Effect**

$u(M_1(addr)) \rightarrow u(\%dest)$  with  $addr = u(\%addr) \bmod 2^{64}$

## 3.8 putc

### 3.8.1 Assembly Notation

putc %x

#### Format




#### Effect

*ulm\_printChar(%x)*

### 3.8.2 Assembly Notation

putc imm

#### Format



#### Effect

*ulm\_printChar(%imm)*




## 3.9 subq

### 3.9.1 Assembly Notation

subq %x, %y, %z

#### Format



#### Effect

$$(u(\%y) - u(\%x)) \bmod 2^{64} \rightarrow u(\%z)$$


Updates the status flags:

Flag	Condition
ZF	$u(\%y) - u(\%x) = 0$
CF	$u(\%y) - u(\%x) < 0$
OF	$s(\%y) - s(\%x) \notin \{-2^{63}, \dots, 2^{63} - 1\}$
SF	$s(\%y) - s(\%x) < 0$

### 3.9.2 Assembly Notation

subq imm, %y, %z

#### Format



#### Effect

$$(u(\%y) - u(imm)) \bmod 2^{64} \rightarrow u(\%z)$$

Updates the status flags:

Flag	Condition
ZF	$u(\%y) - u(imm) = 0$
CF	$u(\%y) - u(imm) < 0$
OF	$s(\%y) - s(imm) \notin \{-2^{63}, \dots, 2^{63} - 1\}$
SF	$s(\%y) - s(imm) < 0$

## Chapter 4

# ISA Source File for the ULM Generator

---

```
1  U8 (OP u 8) (imm u 8)
2  R (OP u 8) (x u 4)
3  REL_JMP (OP u 8) (offset j 24)
4  U20_R (OP u 8) (imm u 20) (dest u 4)
5  R_R_R (OP u 8) (x u 4) (y u 4) (z u 4)
6  U16_R_R (OP u 8) (imm u 16) (y u 4) (z u 4)
7  MR_R (OP u 8) (addr u 4) (dest u 4)
8
9  #
10 # CU (control unit) instructions
11 #
12
13 0x01 U8
14 : halt imm
15     ulm_halt(imm);
16
17 0x02 REL_JMP
18 : jnz offset
19 : jne offset
20     ulm_conditionalRelJump(ulm_statusReg[ULM_ZF] == 0, offset);
21
22 0x03 REL_JMP
23 : jz offset
24 : je offset
25     ulm_conditionalRelJump(ulm_statusReg[ULM_ZF] == 1, offset);
26
27 0x04 REL_JMP
28 : jmp offset
29     ulm_unconditionalRelJump(offset);
30
31 #
32 # ALU (arithmetic logic unit)
33 #
34
35 0x10 U20_R
```

---

```

36 : load imm, %dest
37     ulm_setReg(imm, dest);
38
39 0x11 R_R_R
40 : addq %x, %y, %z
41     ulm_add64(ulm_regVal(x), ulm_regVal(y), z);
42
43 0x12 U16_R_R
44 : addq imm, %y, %z
45     ulm_add64(imm, ulm_regVal(y), z);
46
47 0x13 R_R_R
48 : subq %x, %y, %z
49     ulm_sub64(ulm_regVal(x), ulm_regVal(y), z);
50
51 0x14 U16_R_R
52 : subq imm, %y, %z
53     ulm_sub64(imm, ulm_regVal(y), z);
54
55 #
56 # bus instructions
57 #
58
59 0x20 MR_R
60 : movzbq (%addr), %dest
61     ulm_fetch64(0, addr, 0, 1, ULM_ZERO_EXT, 1, dest);
62
63 #
64 # i/o instructions
65 #
66 0x30 R
67 : putc %x
68     ulm_printChar(ulm_regVal(x));
69
70 0x31 U8
71 : putc imm
72     ulm_printChar(ulm_regVal(imm));

```

---