Instruction set of the ULM (Ulm Lecture Machine)



Contents

1	Des	cription of the ULM	4
	1.1	Data Types	4
	1.2	Expressing the Interpretation of a Bit Pattern	4
	1.3	Registers and Virtual Memory	4
2	Dire	ectives	6
	2.1	.align <expr></expr>	6
	2.2	.bss	6
	2.3	.byte <expr></expr>	6
	2.4	.data	6
	2.5	.equ <ident>, <expr></expr></ident>	6
	2.6	.global <ident></ident>	6
	2.7	globl <ident></ident>	6
	2.8	.long <expr></expr>	6
	2.9	.space <expr></expr>	7
	2.10		7
	2.11	.text	7
		.word <expr></expr>	7
	2.13	.quad <expr></expr>	7
3	Inst	ructions	8
	3.1	addq	9
	3.2	halt	10
	3.3	jmp	11
	3.4	jnz	12
	3.5	jz	13
	3.6	load	14
	3.7	movzbq	15
	3.8	putc	16
	3.9	subq	17
4	ISA	Source File for the ULM Generator	18

Description of the ULM

1.1 Data Types

Binary digits are called *bits* and have the value 0 or 1. A *bit pattern* is a sequence of bits. For example

$$X := x_{n-1} \dots x_0$$
 with $x_k \in \{0, 1\}$ for $0 \le k < n$

denotes a bit pattern *X* with *n* bits. The number of bits in bit pattern is also called its size or width. The ULM architecture defines a *byte* as a bit pattern with 8 bits. Table 1.1 lists ULM's definitions for *word*, *long word*, *quad word* that refer to specific sizes of bit patterns.

1.2 Expressing the Interpretation of a Bit Pattern

For a bit pattern $X = x_{n-1} \dots x_0$ its *unsigned integer* value is expressed and defined through

$$u(X) = u(x_{n-1} \dots x_0) := \sum_{k=0}^{n-1} x_k \cdot 2^k$$

Signed integer values are represented using the two's complement and in this respect the notation

$$s(X) = s(x_{n-1}x_{n-2}\dots x_0) := \begin{cases} u(x_{n-2}\dots x_0), & \text{if } x_{n-1} = 0, \\ u(x_{n-2}\dots x_0) - 2^{n-1}, & \text{else} \end{cases}$$

is used.

1.3 Registers and Virtual Memory

The ULM has 256 registers denoted as %0x00, ..., %0xFF. Each of these registers has a width of 64 bits. The %0x00 is a special purpose register and also denoted as *zero register*. Reading form the zero register always gives a bit pattern where all bits have value 0 (zero bit pattern). Writing to the zero register has no effect.

The (virtual) memory of the ULM is an array of 2^{64} memory cells. Each memory cell can store exactly one byte. Each memory cell has an index which is called its *address*. The address is in the range from 0 to 2^{64-1} and the first memory cell of the array has address 0. In notations $M_1(a)$ denotes the memory cell with address a.

Data Size	Size in Bytes	Size in Number of Bits
Bytes	-	8
Word	2	16
Long Word	4	32
Quad Word	8	64

Table 1.1: Names for specific sizes of bit patterns.

1.3.1 Endianness

For referring to data in memory in quantities of words, long words and quad words the definitions

```
\begin{array}{lll} M_2(a) & := & M_1(a)M_1(a+1) \\ M_4(a) & := & M_2(a)M_2(a+2) \\ M_8(a) & := & M_4(a)M_4(a+4) \end{array}
```

are used. The ULM architecture is a big endian machine. Therefore we have the equalities

```
\begin{array}{rcl} u(M_2(a)) & = & u(M_1(a)M_1(a+1)) \\ u(M_4(a)) & = & u(M_2(a)M_2(a+2)) \\ u(M_8(a)) & = & u(M_4(a)M_4(a+4)) \end{array}
```

1.3.2 Alignment of Data

A quantity of k bytes are aligned in memory if they are stored at an address which is a multiple of k, i. e.

```
M_k(a) is aligned \Leftrightarrow a \mod k = 0
```

Directives

2.1 .align <expr>

Pad the location counter (in the current segment) to a multiple of <expr>>.

2.2 .bss

Set current segment to the BSS segment.

2.3 .byte <expr>

Expression is assembled into next byte.

2.4 .data

Set current segment to the data segment.

2.5 .equ <ident>, <expr>

Updates the symbol table. Sets the value of <ident> to <expr>.

2.6 .global <ident>

Updates the symbol table. Makes the symbol <ident> visible to the linker.

2.7 .globl <ident>

Equivalent to .globl <ident>:

Updates the symbol table. Makes the symbol <ident> visible to the linker.

2.8 .long <expr>

Expression <expr> is assembled into next long word (4 bytes).

2.9 .space <expr>

2.9 .space <expr>

Emits <expr> bytes. Each byte with value 0x00.

2.10 .string <string-literal>

Emits bytes for the zero-terminated <string-literal>.

2.11 .text

Set current segment to the text segment.

2.12 .word <expr>

Expression <expr> is assembled into next word (2 bytes).

2.13 .quad <expr>

Expression <expr> is assembled into next quad word (8 bytes).

Instructions


3.1 addq

3.1 addq

3.1.1 Assembly Notation

addq %x, %y, %z

Format



Effect

$$(u(\%y) + u(\%x)) \mod 2^{64} \to u(\%z)$$

Updates the status flags:

Flag Condition

ZF
$$u(\%y) + u(\%x) = 0$$

CF
$$u(\%y) + u(\%x) \ge 2^{64}$$

OF
$$s(\%y) + s(\%x) \notin \{-2^{63}, \dots, 2^{63} - 1\}$$

SF
$$s(\%y) + s(\%x) < 0$$

3.1.2 Assembly Notation

addq imm, %y, %z

Format

3	2 2	24 2	0 1	6)
	0x12	z	у	imm	

Effect

$$(u(\%y) + u(imm)) \mod 2^{64} \to u(\%z)$$

Updates the status flags:

Flag Condition

ZF
$$u(\%y) + u(imm) = 0$$

CF
$$u(\%y) + u(imm) \ge 2^{64}$$

OF
$$s(\%y) + s(imm) \notin \{-2^{63}, \dots, 2^{63} - 1\}$$

SF
$$s(\%y) + s(imm) < 0$$

3.2 halt

3.2.1 Assembly Notation

halt imm

Format



Effect

halt program execution with exit code $u(imm) \mod 2^8$


3.3 jmp 11

3.3 jmp

3.3.1 Assembly Notation

jmp offset

Format



Effect

$$(u(\%IP) + s(\textit{offset})) \mod 2^{64} \rightarrow u(\%IP)$$

3.4 jnz


3.4.1 Assembly Notation

jnz offset

Alternative Assembly Notation

jne offset

Format



Effect

If the condition

$$ZF = 0$$

evaluates to true then

$$(u(\%IP) + s(\textit{offset})) \mod 2^{64} \rightarrow u(\%IP)$$

3.5 jz

3.5 jz


3.5.1 Assembly Notation

jz offset

Alternative Assembly Notation

je offset

Format



Effect

If the condition

$$ZF = 1$$

evaluates to true then

$$(u(\%IP) + s(\textit{offset})) \mod 2^{64} \rightarrow u(\%IP)$$

3.6 load

3.6.1 Assembly Notation

load imm, %dest

Format



Effect

$$u(imm) \bmod 2^{64} \rightarrow u (\%dest)$$

3.7 movzbq 15

3.7 movzbq

3.7.1 Assembly Notation

movzbq (%addr), %dest

Format



Effect

$$\textit{u}\left(M_1\left(\textit{addr}\right)\right) \rightarrow \textit{u}\left(\%\textit{dest}\right) \text{ with } \textit{addr} = \textit{u}(\%\textit{addr}) \text{ mod } 2^{64}$$

3.8 putc

3.8.1 Assembly Notation

putc %x

Format



Effect

ulm_printChar(%x)

3.8.2 Assembly Notation

putc imm

Format



Effect

ulm_printChar(%imm)

3.9 subq 17

3.9 subq

3.9.1 Assembly Notation

subq %x, %y, %z

Format

3	2	24	2	0 1	6 1	12	0
	0x13	Z	:	y	х		

Effect

$$(u(\%y) - u(\%x)) \mod 2^{64} \to u(\%z)$$

Updates the status flags:

Flag Condition

ZF
$$u(\%y) - u(\%x) = 0$$

CF
$$u(\%y) - u(\%x) < 0$$

OF
$$s(\%y) - s(\%x) \notin \{-2^{63}, \dots, 2^{63} - 1\}$$

SF
$$s(\%y) - s(\%x) < 0$$

3.9.2 Assembly Notation

subq imm, %y, %z

Format

3	2 2	24 2	.0 1	6	0
	0x14	z	у	imm	1

Effect

$$(u(\%y) - u(imm)) \mod 2^{64} \to u(\%z)$$

Updates the status flags:

Flag Condition

ZF
$$u(\%y) - u(imm) = 0$$

CF
$$u(\%y) - u(imm) < 0$$

OF
$$s(\%y) - s(imm) \notin \{-2^{63}, \dots, 2^{63} - 1\}$$

SF
$$s(\%y) - s(imm) < 0$$

ISA Source File for the ULM Generator

```
1 U8 (OP u 8) (imm u 8)
  R (OP u 8) (x u 4)
3 REL_JMP (OP u 8) (offset j 24)
4 U20_R (OP u 8) (dest u 4) (imm u 20)
   R_R = R (OP u 8) (z u 4) (y u 4) (x u 4)
   U16_R_R (OP u 8) (z u 4) (y u 4) (imm u 16)
   MR_R (OP u 8) (dest u 4) (addr u 4)
   # CU (control unit) instructions
10
11
   0x01 U8
13
   : halt imm
14
        ulm_halt(imm);
15
   0x02 REL_JMP
   : jnz offset
   : jne offset
        ulm\_conditionalRelJump(ulm\_statusReg[ULM\_ZF] == 0, offset);
21
   0x03 REL_JMP
   : jz offset
        ulm_conditionalRelJump(ulm_statusReg[ULM_ZF] == 1, offset);
25
   0x04 REL_JMP
   : jmp offset
        ulm_unconditionalRelJump(offset);
29
30
   # ALU (arithmetic logic unit)
33
   0x10 U20_R
```

```
: load imm, %dest
        ulm_setReg(imm, dest);
37
   0x11\ R\_R\_R
   : addq %x, %y, %z
        ulm\_add64(ulm\_regVal(\mathbf{x}), ulm\_regVal(y), z);
41
42
   0x12 U16_R_R
   : addq imm, %y, %z
        ulm_add64(imm, ulm_regVal(y), z);
45
   0x13 R_R_R
   : subq %x, %y, %z
        ulm_sub64(ulm_regVal(x), ulm_regVal(y), z);
   0x14 U16_R_R
   : subq imm, %y, %z
        ulm\_sub64(imm, ulm\_regVal(y), z);
   #
   # bus instructions
   0x20 MR_R
   : movzbq (%addr), %dest
        ulm_fetch64(0, addr, 0, 1, ULM_ZERO_EXT, 1, dest);
   \#i/o isntructions
   0x30 R
   : putc %x
        ulm_printChar(ulm_regVal(x));
   0x31 U8
   : putc imm
71
        ulm_printChar(ulm_regVal(imm));
```