# Instruction set of the ULM (Ulm Lecture Machine)



# **Contents**

| 1 | 1.1   | Data Types   | 4                  |
|---|---|--|--------------------|
|   | 1.2<br>1.3  | r  | 4                  |
| 2 | <ul><li>2.1</li><li>2.2</li><li>2.3</li></ul>                         | .align <expr>       6         .bss       6         .byte <expr>       6</expr></expr>  | <b>6</b><br>6<br>6 |
|   | <ul><li>2.4</li><li>2.5</li><li>2.6</li><li>2.7</li><li>2.8</li></ul> | .equ <ident>, <expr>       6         .global <ident>       6         .globl <ident>       6</ident></ident></expr></ident>                                 | 6<br>6<br>6<br>6   |
|   | 2.9<br>2.10<br>2.11<br>2.12   | space <expr></expr>  | 7777               |
| 3 |   | •  | 8                  |
|   | 3.1<br>3.2<br>3.3<br>3.4<br>3.5<br>3.6                                | addq       9         andq       12         getc       12         halt       13         ja       14         jae       15                                    | 2<br>3<br>4        |
|   |   | jb       16         jbe       17         jge       18         jmp       19         jng       20  | 7<br>8<br>9        |
|   | 3.12<br>3.13<br>3.14<br>3.15  | jnge       22         jnz       22         jz       23         loads       24  | 2<br>3<br>4        |
|   | 3.17<br>3.18<br>3.19<br>3.20  | loadz       25         movb       26         movq       27         movsbq       28         movzbq       29         movzbq       29         movzbq       29 | 6<br>7<br>8<br>9   |

| ISA Sour  |      |  |  |  |  |  |  |  |  |  |  |  |  |      |  |  |  |  |    |
|-----------|------|--|--|--|--|--|--|--|--|--|--|--|--|------|--|--|--|--|----|
| 3.25 subq | <br> |  |  |  |  |  |  |  |  |  |  |  |  |      |  |  |  |  | 34 |
| 3.24 shrq | <br> |  |  |  |  |  |  |  |  |  |  |  |  | <br> |  |  |  |  | 33 |
| 3.23 shlq | <br> |  |  |  |  |  |  |  |  |  |  |  |  | <br> |  |  |  |  | 32 |
| 3.22 putc | <br> |  |  |  |  |  |  |  |  |  |  |  |  | <br> |  |  |  |  | 31 |

### Chapter 1

## Description of the ULM

### 1.1 Data Types

Binary digits are called *bits* and have the value 0 or 1. A *bit pattern* is a sequence of bits. For example

$$X := x_{n-1} \dots x_0$$
 with  $x_k \in \{0, 1\}$  for  $0 \le k < n$ 

denotes a bit pattern X with n bits. The number of bits in bit pattern is also called its size or width. The ULM architecture defines a *byte* as a bit pattern with 8 bits. Table 1.1 lists ULM's definitions for *word*, *long word*, *quad word* that refer to specific sizes of bit patterns.

### 1.2 Expressing the Interpretation of a Bit Pattern

For a bit pattern  $X = x_{n-1} \dots x_0$  its *unsigned integer* value is expressed and defined through

$$u(X) = u(x_{n-1} \dots x_0) := \sum_{k=0}^{n-1} x_k \cdot 2^k$$

Signed integer values are represented using the two's complement and in this respect the notation

$$s(X) = s(x_{n-1}x_{n-2}\dots x_0) := \begin{cases} u(x_{n-2}\dots x_0), & \text{if } x_{n-1} = 0, \\ u(x_{n-2}\dots x_0) - 2^{n-1}, & \text{else} \end{cases}$$

is used.

### 1.3 Registers and Virtual Memory

The ULM has 256 registers denoted as %0x00, ..., %0xFF. Each of these registers has a width of 64 bits. The %0x00 is a special purpose register and also denoted as *zero register*. Reading form the zero register always gives a bit pattern where all bits have value 0 (zero bit pattern). Writing to the zero register has no effect.

The (virtual) memory of the ULM is an array of  $2^{64}$  memory cells. Each memory cell can store exactly one byte. Each memory cell has an index which is called its *address*. The address is in the range from 0 to  $2^{64-1}$  and the first memory cell of the array has address 0. In notations  $M_1(a)$  denotes the memory cell with address a.

| Data Size | Size in Bytes | Size in Number of Bits |
|-----------|---------------|------------------------|
| Bytes     | -             | 8                      |
| Word      | 2             | 16                     |
| Long Word | 4             | 32                     |
| Quad Word | 8             | 64                     |

Table 1.1: Names for specific sizes of bit patterns.

#### 1.3.1 Endianness

For referring to data in memory in quantities of words, long words and quad words the definitions

```
M_2(a) := M_1(a)M_1(a+1)

M_4(a) := M_2(a)M_2(a+2)

M_8(a) := M_4(a)M_4(a+4)
```

are used. The ULM architecture is a big endian machine. Therefore we have the equalities

```
\begin{array}{rcl} u(M_2(a)) & = & u(M_1(a)M_1(a+1)) \\ u(M_4(a)) & = & u(M_2(a)M_2(a+2)) \\ u(M_8(a)) & = & u(M_4(a)M_4(a+4)) \end{array}
```

### 1.3.2 Alignment of Data

A quantity of k bytes are aligned in memory if they are stored at an address which is a multiple of k, i. e.

```
M_k(a) is aligned \Leftrightarrow a \mod k = 0
```

## **Chapter 2**

### **Directives**

### 2.1 .align <expr>

Pad the location counter (in the current segment) to a multiple of <expr>>.

#### 2.2 .bss

Set current segment to the BSS segment.

### 2.3 .byte <expr>

Expression is assembled into next byte.

#### 2.4 .data

Set current segment to the data segment.

### 2.5 .equ <ident>, <expr>

Updates the symbol table. Sets the value of <ident> to <expr>.

### 2.6 .global <ident>

Updates the symbol table. Makes the symbol <ident> visible to the linker.

### 2.7 .globl <ident>

Equivalent to .globl <ident>:

Updates the symbol table. Makes the symbol <ident> visible to the linker.

### 2.8 .long <expr>

Expression <expr> is assembled into next long word (4 bytes).

8 Directives

### 2.9 .space <expr>

Emits <expr> bytes. Each byte with value 0x00.

### 2.10 .string <string-literal>

Emits bytes for the zero-terminated <string-literal>.

### 2.11 .text

Set current segment to the text segment.

### 2.12 .word <expr>

Expression <expr> is assembled into next word (2 bytes).

### 2.13 .quad <expr>

Expression <expr> is assembled into next quad word (8 bytes).

# Chapter 3

# **Instructions**

### 3.1 addq

### 3.1.1 Assembly Notation

addq imm, %y, %z

#### Purpose

Adds the zero extended immediate value imm to register %y and stores the result in register %z.

#### **Format**

| 3 | 2 2  | 24 2 | .0 1 | 6   | ) |
|---|------|------|------|-----|---|
|   | 0x12 | z    | у    | imm |   |

#### **Effect**

$$(u(\%y) + u(imm)) \mod 2^{64} \rightarrow u(\%z)$$

Updates the status flags:

Flag Condition

ZF 
$$u(\%y) + u(imm) \mod 2^{64} = 0$$

CF 
$$u(\%y) + u(imm) \ge 2^{64}$$

OF 
$$s(\%y) + s(imm) \notin \{-2^{63}, \dots, 2^{63}\}$$

SF 
$$s(\%y) + s(imm) < 0$$

### 3.1.2 Assembly Notation

addq %x, %y, %z

### **Alternative Assembly Notation**

movq %x, %z

#### Purpose

Adds register %x to register and stores the result in register %z.

#### **Format**

| 3 | 2 2  | 24 2 | 20 1 | 6 1 | 2 0 |
|---|------|------|------|-----|-----|
|   | 0x13 | z    | у    | х   |     |

3.1 addq 11

### **Effect**

$$(u(\%y) + u(\%x)) \mod 2^{64} \to u(\%z)$$

Updates the status flags:

Flag Condition

ZF 
$$u(\%y) + u(\%x) \mod 2^{64} = 0$$

CF 
$$u(\%y) + u(\%x) \ge 2^{64}$$

Find Condition

ZF 
$$u(\%y) + u(\%x) \mod 2^{64} = 0$$

CF  $u(\%y) + u(\%x) \ge 2^{64}$ 

OF  $s(\%y) + s(\%x) \notin \{-2^{63}, \dots, 2^{63}\}$ 

SF  $s(\%y) + s(\%x) < 0$ 


SF 
$$s(\%y) + s(\%x) < 0$$

### 3.2 andq

### 3.2.1 Assembly Notation

andq imm, %y, %z

### **Format**



#### **Effect**

$$u(imm) \wedge_b u(\%y) \rightarrow u(\%z)$$

### 3.2.2 Assembly Notation

andq %x, %y, %z

### **Format**

$$u(\%x) \wedge_b u(\%y) \rightarrow u(\%z)$$

3.3 getc 13

### 3.3 getc

### 3.3.1 Assembly Notation

getc %x

### **Format**



$$s(ulm\_readChar()) \wedge_b 255 \mod 2^{64} \rightarrow u (\%x)$$

### 3.4 halt

### 3.4.1 Assembly Notation

halt imm

### **Format**



#### **Effect**

halt program execution with exit code  $u(imm) \mod 2^8$ 

### 3.4.2 Assembly Notation

 $halt \, \%x$ 

### **Format**



### **Effect**

halt program execution with exit code  $u(\%x) \mod 2^8$ 


3.5 ja 15

### 3.5 ja

### 3.5.1 Assembly Notation

ja offset

### **Format**



### **Effect**

If the condition

$$ZF = 0 \wedge CF = 0$$


$$(u(\%IP) + s(\textit{offset})) \mod 2^{64} \rightarrow u(\%IP)$$

### 3.6 jae

### 3.6.1 Assembly Notation

jae offset

### **Format**



### **Effect**

If the condition

$$CF = 0$$

$$(u(\%IP) + s(\textit{offset})) \mod 2^{64} \rightarrow u(\%IP)$$


3.7 jb

### 3.7 jb

### 3.7.1 Assembly Notation

jb offset

### **Format**



### **Effect**

If the condition

$$CF = 1$$


$$(u(\%IP) + s(\textit{offset})) \mod 2^{64} \rightarrow u(\%IP)$$

### 3.8 jbe

### 3.8.1 Assembly Notation

jbe offset

### **Format**



### **Effect**

If the condition

$$ZF = 1 \lor CF = 1$$

$$(u(\%IP) + s(\textit{offset})) \mod 2^{64} \rightarrow u(\%IP)$$

3.9 jge 19

### 3.9 jge


### 3.9.1 Assembly Notation

jge offset

### **Alternative Assembly Notation**

jnl offset

### **Format**



### **Effect**

If the condition

$$SF = OF$$


$$(u(\%IP) + s(\textit{offset})) \mod 2^{64} \rightarrow u(\%IP)$$

### 3.10 jmp

### 3.10.1 Assembly Notation

jmp offset

### **Format**



#### **Effect**

$$(u(\%IP) + s(\textit{offset})) \mod 2^{64} \rightarrow u(\%IP)$$

### 3.10.2 Assembly Notation


jmp %y, %x

### **Alternative Assembly Notation**

call %y, %x

ret %y

### **Format**



$$(u(\%IP) + 4) \mod 2^{64} \rightarrow u(\%x)$$
  
 $u(\%y) \rightarrow u(\%IP)$ 

3.11 jng 21

### 3.11 jng


### 3.11.1 Assembly Notation

jng offset

### **Alternative Assembly Notation**

jle offset

### **Format**



### **Effect**

If the condition

$$ZF = 1 \lor SF \neq OF$$

$$(u(\%IP) + s(\textit{offset})) \mod 2^{64} \rightarrow u(\%IP)$$

### 3.12 jnge


### 3.12.1 Assembly Notation

jnge offset

### **Alternative Assembly Notation**

jl offset

### **Format**



### **Effect**

If the condition

$$SF \neq OF$$

$$(u(\%IP) + s(\textit{offset})) \mod 2^{64} \rightarrow u(\%IP)$$

3.13 jnz 23

### 3.13 jnz


### 3.13.1 Assembly Notation

jnz offset

### **Alternative Assembly Notation**

jne offset

### **Format**



### **Effect**

If the condition

$$ZF = 0$$

$$(u(\%IP) + s(\textit{offset})) \mod 2^{64} \rightarrow u(\%IP)$$

### 3.14 jz


### 3.14.1 Assembly Notation

jz offset

### **Alternative Assembly Notation**

je offset

### **Format**



### **Effect**

If the condition

$$ZF = 1$$

$$(u(\%IP) + s(\textit{offset})) \mod 2^{64} \rightarrow u(\%IP)$$

3.15 loads 25

### **3.15** loads

### 3.15.1 Assembly Notation

loads imm, %dest

### Purpose

Load sign extended immediate value into destination register.

### **Format**

| 32 | 2    | 4 2  | 0   |
|----|------|------|-----|
|    | 0x11 | dest | imm |

$$s(imm) \bmod 2^{64} \rightarrow u \, (\%dest)$$

### 3.16 loadz

### 3.16.1 Assembly Notation

loadz imm, %dest

### Purpose

Load zero extended immediate value into destination register.

### **Format**



$$u(imm) \bmod 2^{64} \rightarrow u (\%dest)$$

3.17 movb 27

### 3.17 movb

### 3.17.1 Assembly Notation

movb %data, offset(%addr)

### **Alternative Assembly Notation**

movb %data, (%addr)

### **Format**

| 3 | 2 2  | 24 2 | 0 1  | 6      | J |
|---|------|------|------|--------|---|
|   | 0x22 | data | addr | offset |   |

#### **Effect**

 $\textit{u}(\%\textit{data}) \bmod 2^8 \to \textit{u}\left(M_1\left(\textit{addr}\right)\right) \text{ with } \textit{addr} = \left(\textit{s}(\textit{offset}) + \textit{u}(\%\textit{addr})\right) \bmod 2^{64}$ 

### 3.18 movq

### 3.18.1 Assembly Notation

movq offset(%addr), %data

### **Alternative Assembly Notation**

movq (%addr), %data

#### **Format**

| 32 | 2 2  | 4 2  | 0 1  | 6      |
|----|------|------|------|--------|
|    | 0x23 | data | addr | offset |

#### **Effect**

$$u\left(M_8\left(\textit{addr}\right)\right) \rightarrow u\left(\%\textit{data}\right) \text{ with } \textit{addr} = \left(\textit{s}\left(\textit{offset}\right) + u(\%\textit{addr}\right)\right) \bmod 2^{64}$$

### 3.18.2 Assembly Notation

movq %data, offset(%addr)

### **Alternative Assembly Notation**

movq %data, (%addr)

#### **Format**

| 3 | 2 2  | 4 2  | 0 1  | 6      |
|---|------|------|------|--------|
| İ | 0x24 | data | addr | offset |

$$\textit{u}(\%\textit{data}) \bmod 2^{64} \rightarrow \textit{u}\left(M_8\left(\textit{addr}\right)\right) \ \text{with} \ \textit{addr} = \left(\textit{s}(\textit{offset}) + \textit{u}(\%\textit{addr})\right) \bmod 2^{64}$$

3.19 movsbq 29

### 3.19 movsbq

### 3.19.1 Assembly Notation

movsbq offset(%addr), %data

### **Alternative Assembly Notation**

movsbq (%addr), %data

### **Format**

| 32 | 2    | 4 2  | 0 1  | 6      |
|----|------|------|------|--------|
|    | 0x21 | data | addr | offset |

$$s\left(M_1\left(\textit{addr}\right)\right) 
ightarrow \textit{u}\left(\%\textit{data}\right) \text{ with } \textit{addr} = \left(s\left(\textit{offset}\right) + \textit{u}\left(\%\textit{addr}\right)\right) \bmod 2^{64}$$

### 3.20 movzbq

### 3.20.1 Assembly Notation

movzbq offset(%addr), %data

### **Alternative Assembly Notation**

movzbq (%addr), %data

### **Format**

| 32 | 2 2  | 4 2  | 0 1  | 6 0    |
|----|------|------|------|--------|
|    | 0x20 | data | addr | offset |

$$\textit{u}\left(M_1\left(\textit{addr}\right)\right) 
ightarrow \textit{u}\left(\%\textit{data}\right) \text{ with } \textit{addr} = \left(\textit{s}(\textit{offset}) + \textit{u}(\%\textit{addr})\right) \bmod 2^{64}$$


3.21 mulw 31

### 3.21 mulw

### 3.21.1 Assembly Notation

mulw imm, %y, %z

### **Format**



#### **Effect**

$$u(imm) \cdot u(\%y) \wedge_b 65535 \mod 2^{64} \rightarrow u(\%z)$$

### 3.21.2 Assembly Notation

mulw %x, %y, %z

### **Format**

| 3 | 2    | 24 | 20 1 | .6 1 | 2 0 |
|---|------|----|------|------|-----|
|   | 0x17 | z  | y    | х    |     |

$$u(\%x) \wedge_b 65535 \cdot u(\%y) \wedge_b 65535 \mod 2^{64} \rightarrow u(\%z)$$

### 3.22 putc

### 3.22.1 Assembly Notation

putc %x

### **Format**




**Effect** 

ulm\_printChar(%x)

### 3.22.2 Assembly Notation

putc imm

### Format



### **Effect**

ulm\_printChar(imm)

3.23 shlq 33

### 3.23 shlq

### 3.23.1 Assembly Notation

shlq imm, %y, %z

### **Format**

| 32 | 2 2  | 4 2 | .0 1 | 6   | 0 |
|----|------|-----|------|-----|---|
|    | 0x1C | Z   | y    | imm |   |

### **Effect**

TODO: ulm\_shiftLeft64

### 3.23.2 Assembly Notation

shlq %x, %y, %z

#### **Format**

| 3 | 2    | 24 | 20 1 | .6 1 | 2 0 |
|---|------|----|------|------|-----|
|   | 0x1D | z  | у    | х    |     |

### **Effect**

TODO: ulm\_shiftLeft64

### 3.24 shrq

### 3.24.1 Assembly Notation

shrq imm, %y, %z

### **Format**

| 3 | 2 2  | 4 2 | .0 1 | 6   | 0 |
|---|------|-----|------|-----|---|
|   | 0x1A | Z   | у    | imm |   |

#### **Effect**

TODO: ulm\_shiftRightUnsigned64

### 3.24.2 Assembly Notation

shrq %x, %y, %z

### **Format**

| 3 | 2    | 24 | 20 1 | 16 1 | 2 0 |
|---|------|----|------|------|-----|
|   | 0x1B | Z  | y    | х    |     |

### **Effect**

 $TODO: ulm\_shiftRightUnsigned 64$ 

3.25 subq 35

### 3.25 subq

### 3.25.1 Assembly Notation

subq imm, %y, %z

#### **Format**

| 32 | 2    | 4 2 | .0 1 | 6 0 |
|----|------|-----|------|-----|
|    | 0x14 | z   | y    | imm |

#### **Effect**

$$(u(\%y) - u(imm)) \mod 2^{64} \rightarrow u(\%z)$$

Updates the status flags:

Flag Condition

ZF 
$$u(\%y) - u(imm) = 0$$

CF 
$$u(\%y) - u(imm) < 0$$

OF 
$$s(\%y) - s(imm) \notin \{-2^{63}, \dots, 2^{63}\}$$

SF 
$$s(\%y) - s(imm) < 0$$

### 3.25.2 Assembly Notation

subq %x, %y, %z

#### **Format**

| 3 | 2    | 24 2 | .0 1 | 6 1 | 2 0 |  |
|---|------|------|------|-----|-----|--|
|   | 0x15 | z    | у    | х   |     |  |

#### **Effect**

$$(u(\%y) - u(\%x)) \mod 2^{64} \to u(\%z)$$

Updates the status flags:

Flag Condition

ZF 
$$u(\%y) - u(\%x) = 0$$

CF 
$$u(\%y) - u(\%x) < 0$$

OF 
$$s(\%y) - s(\%x) \notin \{-2^{63}, \dots, 2^{63}\}$$

SF 
$$s(\%y) - s(\%x) < 0$$

### Chapter 4

# ISA Source File for the ULM Generator

```
U8 (OP u 8) (imm u 8)
  R (OP u 8) (x u 4)
  RR (OP u 8) (y u 4) (x u 4)
4 REL_JMP (OP u 8) (offset j 24)
  U20_R (OP u 8) (dest u 4) (imm u 20)
  S20_R (OP u 8) (dest u 4) (imm s 20)
_{7} R_{R}R_{R}(OPu8)(zu4)(yu4)(xu4)
  U16_R_R (OP u 8) (z u 4) (y u 4) (imm u 16)
   S16_R_R (OP u 8) (z u 4) (y u 4) (imm s 16)
   MR_R (OP u 8) (data u 4) (addr u 4) (offset s 16)
   R_MR (OP u 8) (data u 4) (addr u 4) (offset s 16)
13
   # CU (control unit) instructions
14
15
   0x01 U8
   : halt imm
18
        ulm_halt(imm);
   0x02R
21
   : halt %x
        ulm\_halt(ulm\_regVal(\mathbf{x}));
   0x03 REL JMP
   : jnz offset
   : jne offset
        ulm_conditionalRelJump(ulm_statusReg[ULM_ZF] == 0, offset);
   0x04 REL_JMP
   : jz offset
   : je offset
        ulm\_conditionalRelJump(ulm\_statusReg[ULM\_ZF] == 1, offset);
33
   0x05 REL_JMP
```

```
: jmp offset
        ulm_unconditionalRelJump(offset);
   0x06 REL_JMP
   : jb offset
        ulm\_conditionalRelJump(ulm\_statusReg[ULM\_CF] == 1, offset);
41
42
   0x07 RR
   : jmp %y, %x
   : call %y, %x
   : ret %y
        ulm_absJump(ulm_regVal(y), x);
   0x08 REL_JMP
49
   : jbe offset
        ulm_conditionalRelJump(ulm_statusReg[ULM_ZF] == 1
                               | | ulm\_statusReg[ULM\_CF] == 1, offset);
52
53
   0x09 REL_JMP
   : ja offset
        ulm\_conditionalRel[ump(ulm\_statusReg[ULM\_ZF] == 0
56
                               && ulm\_statusReg[ULM\_CF] == 0, offset);
57
   0x0A REL_JMP
   : jae offset
        ulm\_conditionalRelJump(ulm\_statusReg[ULM\_CF] == 0, offset);
   0x0B REL_JMP
63
   : jge offset
64
   : jnl offset
        ulm\_conditionalRelJump(ulm\_statusReg[ULM\_SF] == ulm\_statusReg[ULM\_OF],
                                  offset);
   0x0C REL_JMP
   : jnge offset
   : jl offset
71
        ulm_conditionalRelJump(ulm_statusReg[ULM_SF] != ulm_statusReg[ULM_OF],
72
                                  offset);
73
   0x0D REL_JMP
75
   : jng offset
76
   : jle offset
        ulm\_conditionalRelJump(ulm\_statusReg[ULM\_ZF] == 1 \mid \mid
78
                                  ulm_statusReg[ULM_SF] != ulm_statusReg[ULM_OF],
79
                                  offset);
80
81
   # ALU (arithmetic logic unit)
   0x10 U20 R
   # Load zero extended immediate value into destination register.
```

```
: loadz imm, %dest
         ulm_setReg(imm, dest);
90
91
    0x11 S20 R
    # Load sign extended immediate value into destination register.
93
    : loads imm, %dest
94
         ulm_setReg(imm, dest);
    0x12 U16_R_R
    # Adds the zero extended immediate value \\textt{imm} to register
    #\\texttt{%y} and stores the result in register \\texttt{%z}.
    : addq imm, %y, %z
100
         ulm_add64(imm, ulm_regVal(y), z);
101
102
    0x13 R_R_R
    # Adds register \\texttt{%x} to register and stores the result in
    \# register \setminus texttt{\%z}.
105
    : addq %x, %y, %z
106
    : movq %x, %z
107
         ulm\_add64(ulm\_regVal(\mathbf{x}), ulm\_regVal(y), z);
108
109
    0x14 U16 R R
110
    : subq imm, %y, %z
111
         ulm\_sub64(imm, ulm\_regVal(y), z);
112
113
    0x15RRR
114
    : subq %x, %y, %z
115
         ulm\_sub64(ulm\_regVal(\mathbf{x}), ulm\_regVal(y), z);
116
117
    0x16 U16_R_R
118
    : mulw imm, %y, %z
         ulm_mul64(imm, ulm_regVal(y) \& 0xFFFF, z);
120
121
    0x17 R_R_R
122
    : mulw %x, %y, %z
123
         ulm_mul64(ulm_regVal(\mathbf{x}) \& 0xFFFF, ulm_regVal(\mathbf{y}) \& 0xFFFF, z);
124
125
    0x18 U16_R_R
126
    : andq imm, %y, %z
127
         ulm_and64(imm, ulm_regVal(y), z);
128
129
    0x19RRR
130
    : andq %x, %y, %z
131
         ulm\_and64(ulm\_regVal(\mathbf{x}), ulm\_regVal(y), z);
132
133
    0x1A U16_R_R
    : shrq imm, %y, %z
135
         ulm_shiftRightUnsigned64(imm, ulm_regVal(y), z);
136
137
    0x1BR_R_R
138
    : shrq %x, %y, %z
139
         ulm\_shiftRightUnsigned64(ulm\_regVal(\mathbf{x}), ulm\_regVal(\mathbf{y}), z);
140
141
```

```
0x1C U16_R_R
    : shlq imm, %y, %z
143
         ulm_shiftLeft64(imm, ulm_regVal(y), z);
    0x1DR_R_R
146
    : shlq %x, %y, %z
147
         ulm\_shiftLeft64(ulm\_regVal(\mathbf{x}), ulm\_regVal(y), z);
148
    #
150
    # bus instructions
151
    0x20 MR_R
154
    : movzbq offset(%addr), %data
155
    : movzbq (%addr), %data
         ulm_fetch64(offset, addr, 0, 1, ULM_ZERO_EXT, 1, data);
    0x21 MR R
159
    : movsbq offset(%addr), %data
    : movsbq (%addr), %data
         ulm_fetch64(offset, addr, 0, 1, ULM_SIGN_EXT, 1, data);
162
163
    0x22 R\_MR
    : movb %data, offset(%addr)
165
    : movb %data, (%addr)
         ulm_store64(offset, addr, 0, 0, 1, data);
    0x23 MR_R
169
    : movq offset(%addr), %data
170
    : movq (%addr), %data
171
         ulm_fetch64(offset, addr, 0, 1, ULM_ZERO_EXT, 8, data);
173
    0x24RMR
174
    : movq %data, offset(%addr)
    : movq %data, (%addr)
         ulm_store64(offset, addr, 0, 0, 8, data);
177
178
    #
179
    # i/o instructions
    #
181
    0x30R
182
    : putc %x
         ulm_printChar(ulm_regVal(x));
185
    0x31 U8
186
    : putc imm
         ulm_printChar(imm);
188
    0x32 R
190
    : getc %x
         ulm\_setReg(ulm\_readChar() \& 0xFF, x);
192
```