SoC Design Lab2

Institute of Electronics,
National Yang Ming Chiao Tung University
412510020 高振翔

Brief introduction about the overall system

We use his to design a FIR hardware. We try to add MAXI and Stream interface to the ZYNQ. The interface is created by his but we have to connect ZYNQ by adding HP Slave AXI Interface. If all the connection is done, we should generate bitstream and upload it to the FPGA. We use python code the send the input data of samples_triangular_wave, n32Taps and length of data. And we get back fir result to compare with golden data. The filter will change a little the waveform, but we still can see the triangle.

What is observed & learned

■ Differences between MAXI and Stream interface

By using Stream interface, we add the DMA ip beyond and behind our FIR IP. We can see the python code result, the kernel execution time of Stream is larger than MAXI.

Differences between csim and cosim

For the cosim, the simulation use the synthesis result to run the testbench. It will spend more time than csim which totally software simulation. Because when we run the cosim, it should do synthesis first.

For the cosim report, the avg latency of Stream is larger than MAXI.


FIRN11MAXI/

C Simulation Result

• Performance:

FF: 3081 LUT: 1151






Utilization


=== Utilization Est	:====== imates				
* Summary:					
- Summary:					+
Name	BRAM_18K	DSP	FF	LUT	URAM
DSP	 -	-1	 -I	-1	-1
Expression	ı –ı	-1	0	40	-1
FIFO	-	-1	-1	-1	-1
Instance	0	33	3806	2838	-1
Memory	-	-1	-1	-1	-1
Multiplexer	-	-1	-1	175	-1
Register +	-	- +		-	-
Total	0	33	4456	3053	0
Available			106400	53200	0
Utilization (%)	01	15	4	5	01

Interface




• Co-simulation transcript/Waveform






Vivado block desgin



Jupyter Notebook execution results

Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py
System argument(s): 3
Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py"
Kernel execution time: 0.000675201416015625 s



Exit process

FIRN11Stream/

C Simulation Result

```
Vitis HLS Console

from ../../FIR.cpp:2:

C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition #define __GMP_LIBGMP_DLL 1

>> Start test!

>> Comparing against output data...

***DEFINED STATE OUT.OUT_GOLD.DAT


FC: *##*****

>> Test passed!
```

Performance \ Utilization


FF: 3024 LUT: 1409






=== Utilization Estimates								
* Summary:								
	BRAM_18K	DSP	FF	LUT	URAMI			
DSP			-i					
Expression	-1	-1	01	42	-1			
FIFO	-1	-1	-1	-1	-1			
Instance	01	33	2988	1333	-1			
Memory	-1	-1	-1	-1	-1			
Multiplexer	-1	-1	-1	34	-1			
Register			36 +					
Total	01	33	3024 +	1409	01			
Available	280	220	106400	53200	01			
Utilization (%)		15	21	2	01			

Interface





Co-simulation transcript/Waveform



Vivado block desgin

FIR_N11_STRM的pstrminput接到axi_dma_in_0的M_AXIS_MM2S
FIR_N11_STRM 的 pstrmoutput 接到 axi_dma_out_0 的 S_AXIS_S2MM






Jupyter Notebook execution results

Entry: /usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py System argument(s): 3

Start of "/usr/local/share/pynq-venv/lib/python3.8/site-packages/ipykernel_launcher.py"
Kernel execution time: 0.0017936229705810547 s



Exit process