
Lab # Mux Design and Extension Unit Design

I. MUX Design

1. Requirement

Design a 32-bit 2-to-1 multiplexer using behavioral or data flow implementation style (your choice). Data inputs and output must be 32-bit vectors. Source selection is 1-bit. If source selection is 0, then source A will be selected as output, otherwise source B. The block diagram of this component is as below:



The interface can be as below:

2. Pre-lab

• Study and analyze the working of a MUX (How it works and its purposes)

3. Lab

- Write the VHDL code for this MUX design
- Simulate using Xilinx ISE simulator

4. Deliverables

- VHDL program
- VHDL test bench with enough test cases
- Waveform with comments

II. Extension Unit Design

1. Requirement

Design an extension unit which can perform zero-extension or sign-extension from 16-bit binary number to 32-bit. If sign control signal is 0, then your design will perform zero-extension. If signal control signal is 1, then sign-extension will be performed.

```
Example of zero-extension: X"0ABD" \rightarrow X"00000ABD"
X"7ABD" \rightarrow X"00007ABD"
X"9DE2" \rightarrow X"00009DE2"
X"8F2D" \rightarrow X"00008F2D"
Example of sign-extension: X"0ABD" \rightarrow X"00000ABD" (positive number since MSb = `0')
X"7ABD" \rightarrow X"00007ABD" (positive number since MSb = `0')
X"9DE2" \rightarrow X"FFFF9DE2" (negative number since MSb = `1')
X"8F2D" \rightarrow X"FFFF8F2D" (negative number since MSb = `1')
```

The block diagram of this component is as below:

```
Data_In(15:0)

Extension Unit
16-bit \rightarrow 32-bit
Data_Out (31:0)
```

The interface can be declared as below:

2. Pre-lab

• Study and analyze the working of a sign extension unit in computer architecture (use lecture note (chapter 2, chapter 4) in class for your reference)

3. Lab

- Write the VHDL code for this component
- Simulate using Xilinx ISE simulator

4. Deliverables

- VHDL program
- VHDL test bench with enough test cases
- Waveform with comments