

RISC-V Instruction Set Summary

	31	:25	24:20	19:15	14:12	11:7	6:0	
	fun	ct7	rs2	rs1	funct3	rd	ор	R-Type
	imm₁	1:0		rs1	funct3	rd	ор	I-Type
	imm₁	1:5	rs2	rs1	funct3	imm _{4:0}	ор	S-Type
	imm₁	2,10:5	rs2	rs1	funct3	imm _{4:1,11}	ор	B-Type
ĺ	imm ₃	1:12				rd	ор	U-Type
ĺ	imm ₂	0,10:1,11,19	9:12			rd	ор	J-Type
ĺ	fs3	funct2	fs2	fs1	funct3	fd	ор	R4-Type
	5 bits	2 bits	5 bits	5 bits	3 bits	5 bits	7 bits	-

Figure I.1. RISC-V 32-bit instruction formats

 $\begin{array}{ll} \bullet \;\; \text{XLEN:} & 32 \, \text{for RV32/64 for RV64} \\ \bullet \;\; \text{i} \;\; \text{mm:} & \text{signed immediate in imm}_{11:0} \end{array}$

uimm: 5/6-bit unsigned immediate in imm_{5/4:0}
 up i mm: 20 upper bits of a 32-bit immediate, in imm_{31:12}
 Address: memory address: rs1 + SignExt(imm_{11:0})

• [Address]: data at memory location Address

• BTA: branch target address: PC + SignExt($\{imm_{12:1}, 1'b0\}$)
• JTA: jump target address: PC + SignExt($\{imm_{20:1}, 1'b0\}$)

label: text indicating instruction address
 SignExt: value sign-extended to XLEN
 ZeroExt: value zero-extended to XLEN
 csr: control and status register

Table I.1 RV32/64I: RISC-V integer instructions

op funct3 funct7/ Type Instruct						Description	Operation	
OP	luncts	imm[11:5]	Type	linstruc	LIOII		Description	Ореганоп
0000011 (3)	000	-	I	1b	rd,	imm(rs1)	load byte	rd = SignExt([Address] _{7:0})
0000011 (3)	001	_	I	1h	rd,	imm(rs1)	load half	rd = SignExt([Address] _{15:0})
0000011 (3)	010	_	I	1 w	rd,	imm(rs1)	load word	rd = SignExt([Address] _{31:0})
0000011 (3)	100	_	I	1bu	rd,	imm(rs1)	load byte unsigned	rd = ZeroExt([Address] _{7:0})
0000011 (3)	101	-	I	1hu	rd,	imm(rs1)	load half unsigned	rd = ZeroExt([Address] _{15:0})
0010011 (19)	000	_	I	addi	rd,	rs1, imm	add immediate	rd = rs1 + SignExt(imm)
0010011 (19)	001	000000*	I	slli	rd,	rs1, uimm	shift left logical immediate	rd = rs1 << uimm
0010011 (19)	010	_	I	slti	rd,	rs1, imm	set less than immediate	rd = (rs1 < SignExt(imm))
0010011 (19)	011	_	I	sltiu	rd,	rs1, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))
0010011 (19)	100	-	I	xori	rd,	rs1, imm	xor immediate	rd = rs1 ^ SignExt(imm)
0010011 (19)	101	000000*	I	srli	rd,	rs1, uimm	shift right logical immediate	rd = rs1 >> uimm
0010011 (19)	101	010000**	I	srai	rd,	rs1, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm
0010011 (19)	110	-	I	ori	rd,	rs1, imm	or immediate	rd = rs1 SignExt(imm)
0010011 (19)	111	_	I	andi	rd,	rs1, imm	and immediate	rd = rs1 & SignExt(imm)
0010111 (23)	-	_	U	auipc	rd,	upimm	add upper immediate to PC	rd = {upimm, 12'b0} + PC
0100011 (35)	000	_	S	sb	rs2,	imm(rs1)	store byte	$[Address]_{7:0} = rs2_{7:0}$
0100011 (35)	001	-	S	sh	rs2,	imm(rs1)	store half	[Address] _{15:0} = rs2 _{15:0}
0100011 (35)	010	_	S	SW	rs2,	imm(rs1)	store word	[Address] _{31:0} = rs2 _{31:0}
0110011 (51)	000	0000000	R	add	rd,	rs1, rs2	add	rd = rs1 + rs2
0110011 (51)	000	0100000	R	sub	rd,	rs1, rs2	sub	rd = rs1 - rs2
0110011 (51)	001	0000000	R	sll	rd,	rs1, rs2	shift left logical	rd = rs1 << rs2 _{5/4:0}
0110011 (51)	010	0000000	R	slt	rd,	rs1, rs2	set less than	rd = (rs1 < rs2)
0110011 (51)	011	0000000	R	sltu	rd,	rs1, rs2	set less than unsigned	rd = (rs1 < rs2)
0110011 (51)	100	0000000	R	xor	rd,	rs1, rs2	xor	rd = rs1 ^ rs2
0110011 (51)	101	0000000	R	srl	rd,	rs1, rs2	shift right logical	$rd = rs1 >> rs2_{5/4:0}$
0110011 (51)	101	0100000	R	sra	rd,	rs1, rs2	shift right arithmetic	rd = rs1 >>> rs2 _{5/4:0}
0110011 (51)	110	0000000	R	or	rd,	rs1, rs2	or	rd = rs1 rs2
0110011 (51)	111	0000000	R	and	rd,	rs1, rs2	and	rd = rs1 & rs2
0110111 (55)	-	-	U	lui	rd,	upimm	load upper immediate	rd = {upimm, 12'b0}
1100011 (99)	000	_	В	beq	rs1,	rs2, label	branch if =	if (rs1 == rs2) PC = BTA
1100011 (99)	001	_	В	bne	rs1,	rs2, label	branch if ≠	if (rs1 ≠ rs2) PC = BTA
1100011 (99)	100	-	В	blt		rs2, label		if (rs1 < rs2) PC = BTA
1100011 (99)	101	-	В	bge		rs2, label		if (rs1 ≥ rs2) PC = BTA
1100011 (99)	110	-	В	bltu			branch if < unsigned	if (rs1 < rs2) PC = BTA
1100011 (99)	111	-	В	bgeu			branch if ≥ unsigned	if (rs1 ≥ rs2) PC = BTA
1100111 (103)	000	-	I	jalr	rd,	rs1, imm	jump and link register	PC = rs1 + SignExt(imm), rd = PC + 4
1101111 (111)	-	-	J	jal	rd,	label	jump and link	PC = JTA, $rd = PC + 4$

^{* = 0} for RV32, * = uimm[5] for RV64.









Table I.2. RV64I: Extra integer instructions

ор	funct3	funct7	Туре	Instruction	Description	Operation
0000011 (3)	011	_	I	ld rd, imm(rs1)	load double word	rd=[Address] _{63:0}
0000011 (3)	110	-	I	lwu rd, imm(rs1)	load word unsigned	rd=ZeroExt([Address] _{31:0})
0011011 (27)	000	-	I	addiw rd, rs1, imm	add immediate word	rd=SignExt((rs1+SignExt(imm)) _{31:0})
0011011 (27)	001	0000000	1	slliw rd, rs1, uimm	shift left logical immediate word	rd=SignExt((rs1 _{31:0} << uimm) _{31:0})
0011011 (27)	101	0000000	I	srliw rd, rs1, uimm	shift right logical immediate word	$rd = SignExt((rs1_{31:0} >> uimm)_{31:0})$
0011011 (27)	101	0100000	I	sraiw rd, rs1, uimm	shift right arith. immediate word	$rd = SignExt((rs1_{31:0} >>> uimm)_{31:0})$
0100011 (35)	011	-	S	sd rs2, imm(rs1)	store double word	[Address] _{63:0} =rs2
0111011 (59)	000	0000000	R	addw rd, rs1, rs2	add word	$rd = SignExt((rs1 + rs2)_{31:0})$
0111011 (59)	000	0100000	R	subw rd, rs1, rs2	subtract word	rd=SignExt((rs1-rs2) _{31:0})
0111011 (59)	001	0000000	R	sllw rd, rs1, rs2	shift left logical word	$rd = SignExt((rs1_{31:0} << rs2_{4:0})_{31:0})$
0111011 (59)	101	0000000	R	srlw rd, rs1, rs2	shift right logical word	$rd = SignExt((rs1_{31:0} >> rs2_{4:0})_{31:0})$
0111011 (59)	101	0100000	R	sraw rd, rs1, rs2	shift right arithmetic word	$rd = SignExt((rs1_{31:0} >>> rs2_{4:0})_{31:0})$

In RV64I, registers are 64 bits, but instructions are still 32 bits. The term "word" generally refers to a 32-bit value. In RV64I, immediate shift instructions use 6-bit immediates: $uimm_{5,0}$; but for word shifts, the most significant bit of the shift amount ($uimm_5$) must be 0. Instructions ending in "w" (for "word") operate on the lower half of the 64-bit registers. Sign- or zero-extension produces a 64-bit result.

Table I.3. RVF/D/Q/Zfh: RISC-V single-, double-, quad-, and half-precision floating-point instructions

ор	funct3	funct7	rs2	Туре	Instruction	Description	Operation
1000011 (67)	rm	fs3, fmt	-	R4	fmadd.* fd,fs1,fs2,fs3	multiply-add	fd = fs1 * fs2 + fs3
1000111 (71)	rm	fs3, fmt	-	R4	fmsub.* fd,fs1,fs2,fs3	multiply-subtract	fd = fs1 * fs2 - fs3
1001011 (75)	rm	fs3, fmt	-	R4	fnmsub.* fd,fs1,fs2,fs3	negate multiply-add	fd = -(fs1 * fs2 + fs3)
1001111 (79)	rm	fs3, fmt	-	R4	fnmadd.* fd,fs1,fs2,fs3	negate multiply-sub	fd = -(fs1 * fs2 - fs3)
1010011 (83)	rm	00000, fmt	-	R	fadd.* fd,fs1,fs2	add	fd = fs1 + fs2
1010011 (83)	rm	00001, fmt	-	R	fsub.* fd,fs1,fs2	subtract	fd = fs1 - fs2
1010011 (83)	rm	00010, fmt	-	R	fmul.* fd,fs1,fs2	multiply	fd = fs1 * fs2
1010011 (83)	rm	00011, fmt	-	R	fdiv.* fd,fs1,fs2	divide	fd = fs1 / fs2
1010011 (83)	rm	01011, fmt	00000	R	fsqrt.* fd,fs1	square root	fd = sqrt(fs1)
1010011 (83)	000	00100, fmt	-	R	fsgnj.* fd,fs1,fs2	sign injection	fd = fs1, sign = sign(fs2)
1010011 (83)	001	00100, fmt	-	R	fsgnjn.* fd,fs1,fs2	negate sign injection	fd = fs1, $sign = -sign(fs2)$
1010011 (83)	010	00100, fmt	-	R	fsgnjx.* fd,fs1,fs2	xor sign injection	fd = fs1,
1010011 (00)		22121 6 .		_			$sign = sign(fs2) \wedge sign(fs1)$
1010011 (83)	000	00101, fmt	-	R	fmin.* fd,fs1,fs2	min	fd = min(fs1, fs2)
1010011 (83)	001	00101, fmt	-	R	fmax.* fd,fs1,fs2	max	$fd = \max(fs1, fs2)$
1010011 (83)	010	10100, fmt	-	R	feq.* rd,fs1,fs2	compare =	rd = (fs1 == fs2)
1010011 (83)	001	10100, fmt		R	flt.* rd,fs1,fs2	compare <	rd = (fs1 < fs2)
1010011 (83)	000	10100, fmt	-	R	fle.* rd,fs1,fs2	compare ≤	rd = (fs1 ≤ fs2)
1010011 (83)	001	11100, fmt	00000	R	fclass.* rd,fs1	classify	rd = classification of fs1
0000111 (7)	010	-	-	I	flw fd, imm(rs1)	load float	$fd = [Address]_{31:0}$
0100111 (39)	010	-	-	S	fsw fs2,imm(rs1)	store float	$[Address]_{31:0} = fd$
1010011 (83)	rm	11000, fmt	000,lu	R	fcvt.dst.src rd, fs1	convert fp to int	rd = dst(fs1)
1010011 (83)	rm	11010, fmt	000,lu	R	fcvt.dst.src fd, rs1	convert int to fp	fd = dst(rs1)
1010011 (83)	rm	01000, dfmt	000,sfmt	R	fcvt.dst.src fd, fs1	convert fp to fp	fd = dst(fs1)
1010011 (83)	000	11100, fmt	00000	R	fmv.x.{w,d} rd, fs1	move fp to fp int	rd = fs1
1010011 (83)	000	11110, fmt	00000	R	fmv.{w,d}.x fd, rs1	move fp int to fp	fd = rs1
					RVD only		
0000111 (7)	011	_	-	I	fld fd, imm(rs1)	load double	fd = [Address] _{63:0}
0100111 (39)	011	_	-	S	fsd fs2,imm(rs1)	store double	$[Address]_{63:0} = fs2$
			<u>'</u>		RVQ only		
0000111 (7)	100	-	-	I	flq fd, imm(rs1)	load guad	fd = [Address] _{127:0}
0100111 (39)	100	_	-	S	fsq fs2,imm(rs1)	store quad	[Address] _{127:0} = fs2
		·			RVH only	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
0000111 (7)	001	_	_	ı	flh fd, imm(rs1)	load half	fd = [Address] _{15:0}
0100111 (39)	001	_	-	S	fsh fs2,imm(rs1)	store half	$[Address]_{15:0} = fs2$
0.00111(00)	1001	1			102,1000	Jacone Hull	5

^{* =} h, s, d, q. fs1, fs2, fs3, fd: floating-point registers. fs1, fs2, and fd are encoded in fields rs1, rs2, and rd; only R4-type also encodes fs3. fmt: precision of computational instruction (half=10₂, single=00₂, double=01₂, quad=11₂). sfmt: source format. rm: rounding mode (0=to nearest, 1=toward zero, 2=down, 3=up, 4=to nearest (max magnitude), 7=dynamic). sign(fs1): the sign of fs1. dst or src: h/f/d/q for fp, w/wu/l/u for 32/64 bit signed/unsigned ints. w/wu = 32-bit signed/unsigned int. I/lu = 64-bit (long) signed/unsigned int. For fp move instructions only (fmv), w denotes a single-precision fp number (held in a fp register) and x is a fp number (in fp representation) held in an integer register, with the same-precision as the fp source/destination.









Table I.4. Register names and numbers

Name	Register Number	Use				
zero	x0	Constant value 0				
ra	x1	Return address				
sp	x2	Stack pointer				
gp	x3	Global pointer				
tp	x4	Thread pointer				
t0-2	x5-7	Temporary registers				
s0/fp	x8	Saved register / Frame pointer				
s1	x9	Saved register				
a0-1	x10-11	Function arguments / Return values				
a2-7	x12-17	Function arguments				
s2-11	x18-27	Saved registers				
t3-6	x28-31	Temporary registers				

15 14	13 1	2	11	10	9	8	7	6	5	4	3	2	1	0	
funct4	1			rd	/rs1			rs2					0	р	CR-Type
funct3	im	ım		rd	/rs1			imn	n				0	р	CI-Type
funct3	im	ım				rs1'		imn	n		rs2	2'	0	р	CS-Type
funct6)				rd	l'/rs	1'	fun	ct2		rs2	<u>'</u>	0	р	CS'-Type
funct3	im	ım				rs1'		imn	n				0	р	CB-Type
funct3	im	ım	fur	nct	rd	l'/rs	1'	imn	n				0	р	CB'-Type
funct3	im	ım											0	р	CJ-Type
funct3	im	ım						rs2					0	р	CSS-Type
funct3	im	ım									rd'		0	р	CIW-Type
funct3	im	ım				rs1'		imn	n		rd'		0	р	CL-Type
3 hits	3	hits				3 hits		2 bit	s .		3 bit	s	2 h	nits	•

Figure I.2. RISC-V compressed (16-bit) instruction formats

Table I.5. RVM: RISC-V multiply and divide instructions

ор	funct3	funct7	Type	Instruction	Description	Operation
0110011 (51)	000	0000001	R	mul rd, rs1, rs2		$rd = (rs1 * rs2)_{XLEN-1:0}$
0110011 (51)	001	0000001	R	mulh rd, rs1, rs2		$rd = (rs1 * rs2)_{2*XLEN-1:XLEN}$
0110011 (51)	010	0000001	R	mulhsu rd, rs1, rs2	multiply high signed unsigned	$rd = (rs1 * rs2)_{2*XLEN-1:XLEN}$
0110011 (51)	011	0000001	R	mulhu rd, rs1, rs2	multiply high unsigned unsigned	$rd = (rs1 * rs2)_{2*XLEN-1:XLEN}$
0110011 (51)	100	0000001	R	div rd, rs1, rs2	divide (signed)	rd = rs1 / rs2
0110011 (51)	101	0000001	R	divu rd, rs1, rs2	divide unsigned	rd = rs1 / rs2
0110011 (51)	110	0000001	R	rem rd, rs1, rs2	remainder (signed)	rd = rs1 % rs2
0110011 (51)	111	0000001	R	remu rd, rs1, rs2	remainder unsigned	rd = rs1 % rs2

RV64M adds mulw, divw, remw, divuw, remuw with op = 59. These operate on only the lower 32 bits of a register.

Table I.6. RVC: RISC-V compressed (16-bit) instructions

ор	instr _{15:10}	funct2	Туре	RVC Instruction		32-Bit Equivalent
00 (0)	000	-	CIW	c.addi4spn rd',	sp, imm	addi rd', sp, ZeroExt(imm)*4
00 (0)	001	_	CL	c.fld fd',	imm(rs1')	fld fd', (ZeroExt(imm)*8)(rs1')
00 (0)	010	-	CL	c.lw rd',	imm(rs1')	<pre>lw rd', (ZeroExt(imm)*4)(rs1')</pre>
00 (0)	011	-	CL	c.flw fd',	imm(rs1')	flw fd', (ZeroExt(imm)*4)(rs1')
00 (0)	101	_	CS	c.fsd fs2',	imm(rs1')	fsd fs2', (ZeroExt(imm)*8)(rs1')
00 (0)	110	-	CS	c.sw rs2',	imm(rs1')	sw rs2', (ZeroExt(imm)*4)(rs1')
00 (0)	111	_	CS	c.fsw fs2',	imm(rs1')	fsw fs2', (ZeroExt(imm)*4)(rs1')
01 (1)	000000	-	CI	c.nop	(rs1=0,imm=0)	nop
01 (1)	000	_	CI	c.addi rd,	imm	addi rd, rd, SignExt(imm)
01 (1)	001	_	CJ	c.jal label		jal ra, label
01 (1)	010	-	CI	c.li rd,	imm	addi rd, x0, SignExt(imm)
01 (1)	011	_	CI	c.lui rd,	imm	lui rd, $\{14\{imm_5\}, imm\}$
01 (1)	011	-	CI	c.addi16sp sp,	imm	addi sp, sp, SignExt(imm)*16
01 (1)	100-00	_	CB'	c.srli rd',	i mm	srli rd', rd', imm
01 (1)	100-01	_	CB'	c.srai rd',	i mm	srai rd', rd', imm
01 (1)	100-10	-	CB'	c.andi rd',	imm	andi rd', rd', SignExt(imm)
01 (1)	100011	00	CS'	c.sub rd',	rs2'	sub rd', rd', rs2'
01 (1)	100011	01	CS'	c.xor rd',	rs2'	xor rd', rd', rs2'
01 (1)	100011	10	CS'	c.or rd',	rs2'	or rd', rd', rs2'
01 (1)	100011	11	CS'	c.and rd',	rs2'	and rd', rd', rs2'
01 (1)	101	_	CJ	c.j label		jal x0, label
01 (1)	110	-	СВ	c.beqz rs1',	label	beq rs1', x0, label
01 (1)	111	_	СВ	c.bnez rs1',	label	bne rs1', x0, label
10 (2)	000	_	CI	c.slli rd,	imm	slli rd, rd, imm
10 (2)	001	-	CI	c.fldsp fd,	i mm	fld fd, (ZeroExt(imm)*8)(sp)
10 (2)	010	_	CI	c.lwsp rd,	imm	lw rd, (ZeroExt(imm)*4)(sp)
10 (2)	011	-	CI	c.flwsp fd,	imm	flw fd, (ZeroExt(imm)*4)(sp)
10 (2)	1000	_	CR	c.jr rs1	(rs1≠0,rs2=0)	jalr x0, rs1, 0
10 (2)	1000	_	CR	c.mv rd,	rs2 (rd ≠0,rs2≠0)	add rd, x0, rs2
10 (2)	1001	_	CR	c.ebreak	(rs1=0,rs2=0)	ebreak
10 (2)	1001	-	CR	c.jalr rs1	(rs1≠0,rs2=0)	jalr ra, rs1, 0
10 (2)	1001	-	CR	c.add rd,	rs2 (rs1≠0,rs2≠0)	add rd, rd, rs2
10 (2)	101	-	CSS	c.fsdsp fs2,	i mm	fsd fs2, (ZeroExt(imm)*8)(sp)
10 (2)	110	_	CSS	c.swsp rs2,	imm	sw rs2, (ZeroExt(imm)*4)(sp)
10 (2)	111	-	CSS	c.fswsp fs2,	imm	fsw fs2, (ZeroExt(imm)*4)(sp)

rs1', rs2', rd': 3-bit register designator for registers $8-15:000_2 = x8$ or f8, ..., $111_2 = x15$ or f15.









Table I.7. RISC-V pseudoinstructions

Pseudoinstruction	RISC-V Instructions	Description	Operation
nop	addi x0, x0, 0	no operation	
li rd, imm _{11:0}	addi rd, xO, imm _{11:0}	load 12-bit immediate	rd = SignExtend(imm _{11:0})
li rd, imm _{31:0}	lui rd, imm _{31:12} *	load 32-bit immediate	rd = imm _{31:0}
	addi rd, rd, imm _{11:0}		
mv rd, rs1	addi rd, rs1, 0	move (also called "register copy")	rd = rs1
not rd, rs1	xori rd, rs1, -1	one's complement	rd = ~rs1
neg rd, rs1	sub rd, x0, rs1	two's complement	rd = -rs1
seqz rd, rs1	sltiu rd, rs1, 1	set if = 0	rd = (rs1 == 0)
snez rd, rs1	sltu rd, x0, rs1	set if ≠ 0	$rd = (rs1 \neq 0)$
sltz rd, rsl	slt rd, rs1, x0	set if < 0	rd = (rs1 < 0)
sgtz rd, rs1	slt rd, x0, rs1	set if > 0	rd = (rs1 > 0)
beqz rs1, label	beq rs1, x0, label	branch if = 0	if (rs1 == 0) PC = label
bnez rs1, label	bne rs1, x0, label	branch if ≠ 0	if (rs1 ≠ 0) PC = label
blez rs1, label	bge x0, rs1, label	branch if ≤ 0	if (rs1 ≤ 0) PC = label
bgez rs1, label	bge rs1, x0, label	branch if ≥ 0	if (rs1 ≥ 0) PC = label
bltz rs1, label	blt rs1, x0, label	branch if < 0	if (rs1 < 0) PC = label
bgtz rs1, label	blt x0, rs1, label	branch if > 0	if (rs1 > 0) PC = label
ble rs1, rs2, label	bge rs2, rs1, label	branch if ≤	if (rs1 ≤ rs2) PC = label
bgt rs1, rs2, label	blt rs2, rs1, label	branch if >	if (rs1 > rs2) PC = label
bleu rs1, rs2, label	bgeu rs2, rs1, label	branch if ≤ (unsigned)	if (rs1 ≤ rs2) PC = label
bgtu rs1, rs2, label	bltu rs2, rs1, offset	branch if > (unsigned)	if (rs1 > rs2) PC = label
j label	jal x0, label	jump	PC = label
jal label	jal ra, label	jump and link	PC = label, ra = PC + 4
jr rs1	jalr x0, rs1, 0	jump register	PC = rs1
jalr rs1	jalr ra, rs1, 0	jump and link register	PC = rs1, $ra = PC + 4$
ret	jalr x0, ra, 0	return from function	PC = ra
call label	jal ra, label	call nearby function	PC = label, ra = PC + 4
call label	auipc ra, offset _{31:12} *	call far away function	PC = PC + offset, ra = PC + 4
	jalr ra, ra, offset _{11:0}		
la rd, symbol	auipc rd, symbol _{31:12} * addi rd, rd, symbol _{11:0}	load address of global variable	rd = PC + symbol
l{b h w} rd, symbol	auipc rd, $symbol_{31:12}^*$ $l\{b h w\}$ rd, $symbol_{11:0}(rd)$	load global variable	rd = [PC + symbol]
s{b h w} rs2, symbol, rs1	auipc rs1, symbol _{31:12} * s{b h w} rs2, symbol _{11:0} (rs1)	store global variable	[PC + symbol] = rs2
csrr rd, csr	csrrs rd, csr, x0	read CSR	rd = csr
csrw csr, rs1	csrrw x0, csr, rs1	write CSR	csr = rs1

* If bit 11 of the immediate / offset / symbol is 1, the upper immediate is incremented by 1. Symbol and offset are the 32-bit PC-relative addresses of a label and a global variable, respectively.

Table I.8. Privileged / CSR / fence instructions

idate io. Trivilegea / est/ feffec instructions											
ор	funct3	Туре	Instruction	Description		imm	Operation				
1110011 (115)	000	I	ecall	transfer control to OS		0					
1110011 (115)	000	I	ebreak	transfer control to debugger		1					
1110011 (115)	000	I	sret	return from supervisor exception	(rs1,rd=0)	258	PC = sepc				
1110011 (115)	000	I	mret	return from machine exception	(rs1,rd=0)	770	PC = mepc				
1110011 (115)	000	I	wfi	wait for interrupt	(rs1,rd=0)	261					
0001111 (15)	000	I	fence.i	synchronize instruction memory	(rs1,rd=0)	0					
1110011 (115)	000	R	sfence.vma	synchronize page table	(rs1,rs2,rd=0)	(func7=9)					
1110011 (115)	001	I	csrrw rd,csr,rs1	CSR read/write		CSR number	rd = csr,csr = rs1				
1110011 (115)	010	I	csrrs rd,csr,rs1	CSR read/set		CSR number	rd=csr,csr=csr rs1				
1110011 (115)	011	I	csrrc rd,csr,rs1	CSR read/clear		CSR number	rd = csr,csr = csr & ~rs1				
1110011 (115)	101	I	csrrwi rd,csr,uimm	CSR read/write immediate		CSR number	rd = csr,csr = ZeroExt(uimm)				
1110011 (115)	110	I	csrrsi rd,csr,uimm	CSR read/set immediate		CSR number	rd=csr,csr =ZeroExt(uimm)				

For privileged / CSR instructions, the 5-bit unsigned immediate, uimm, is encoded in the rs1 field.





