



1		2		3		4		5		6																																																																																																																			
THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.		REVISION		DESCRIPTION		DATE		APPROVED																																																																																																																					
<div>STM32G4_DRV8301_Board</div> <div>hardware V1.0<div>Designed by: JingLei</div></div>																																																																																																																													
<div>Table of contents</div> <div>Sheet 1: Project overview (this page)</div> <div>Sheet 2:</div> <div>Sheet 3:</div>						<div>Legend</div> <div>General comment such as function title, configuration, ...</div> <div>Text to be added to silkscreen.</div> <div>Warning text.</div> <div>Notes to generate the board layout.</div>																																																																																																																							
<div>Top</div> <div>STM32G4_DRV8301_hardware_TOP_V1.0.SchDoc</div>																																																																																																																													
<div><table><tr><td colspan="2">APPROVALS</td><td colspan="2">DATE</td><td colspan="2">PROJECT</td><td colspan="6"><div>Altium</div></td></tr><tr><td colspan="2">ENG: -</td><td colspan="2"></td><td colspan="2"></td><td colspan="6"></td></tr><tr><td colspan="2">DSN: -</td><td colspan="2"></td><td colspan="2">PROJECT REVISION:</td><td colspan="2">DOCUMENT REVISION:</td><td colspan="4">DESIGN ITEM:</td></tr><tr><td colspan="2">CHK: -</td><td colspan="2"></td><td colspan="2">TITLE</td><td colspan="6">★</td></tr><tr><td colspan="4">REFERENCE DOCUMENTS</td><td colspan="8"></td></tr><tr><td colspan="4">BOM:</td><td colspan="8"></td></tr><tr><td colspan="4">ASSY DWG:</td><td colspan="2">SIZE</td><td colspan="2">CAGE CODE</td><td colspan="4">DWG NO.</td><td colspan="2">REV</td></tr><tr><td colspan="4">FAB DWG:</td><td colspan="2">A3</td><td colspan="2"></td><td colspan="4"></td><td colspan="2"></td></tr><tr><td colspan="4">PCB DWG:</td><td colspan="2">SCALE:</td><td colspan="2">FILE NAME</td><td colspan="4">Project_overview.SchDoc</td><td colspan="2">SHEET 1 OF 9</td></tr></table></div>												APPROVALS		DATE		PROJECT		<div>Altium</div>						ENG: -												DSN: -				PROJECT REVISION:		DOCUMENT REVISION:		DESIGN ITEM:				CHK: -				TITLE		★						REFERENCE DOCUMENTS												BOM:												ASSY DWG:				SIZE		CAGE CODE		DWG NO.				REV		FAB DWG:				A3										PCB DWG:				SCALE:		FILE NAME		Project_overview.SchDoc				SHEET 1 OF 9	
APPROVALS		DATE		PROJECT		<div>Altium</div>																																																																																																																							
ENG: -																																																																																																																													
DSN: -				PROJECT REVISION:		DOCUMENT REVISION:		DESIGN ITEM:																																																																																																																					
CHK: -				TITLE		★																																																																																																																							
REFERENCE DOCUMENTS																																																																																																																													
BOM:																																																																																																																													
ASSY DWG:				SIZE		CAGE CODE		DWG NO.				REV																																																																																																																	
FAB DWG:				A3																																																																																																																									
PCB DWG:				SCALE:		FILE NAME		Project_overview.SchDoc				SHEET 1 OF 9																																																																																																																	
1		2		3		4		5		6																																																																																																																			



THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED

APPROVALS		DATE		PROJECT		Altium	
ENG: -				PROJECT REVISION:		DOCUMENT REVISION:	
DSN: -				TITLE		DESIGN ITEM	
CHK: -				* 2dba986a121410b2714249e422d48b4c3bd4			
REFERENCE DOCUMENTS							
BOM:							
ASSY DWG:		SIZE	CAGE CODE	DWG NO.		REV	
FAB DWG:		A3					
PCB DWG:		SCALE:	FILE NAME	STM32G4_DRV8301_hardware_T0P_V2.0.SchDoc			



THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

A

B

C

D


A

B


C

D


G474 POWER




VREF PWR




F103 POWER




VDD PWR




Visual USB-C CONNECTOR




VIN / 5V PWR




VDDA Power



APPROVALS		DATE		PROJECT	
ENG:	-			<div>Altium</div>	
DSN:	-				
CHK:	-				
REFERENCE DOCUMENTS				TITLE	
BOM:				★	
ASSY DWG:	SIZE	CAGE CODE	DWG NO.	REV	
FAB DWG:	A3				
PCB DWG:	SCALE:	FILE NAME	8551	OF 9	




PCB
LOGO
Texas Instruments















电气性能	测试方法	特性
耐电压	UL1977	DC 500V
额定电流	UL1977	20A
接触电阻	GB/T5095.2	0.6mΩ
绝缘电阻	GB/T5095.2	2000MΩ
额定电流	IA min <80℃	40A
温升	UL1977	20A 4h <60℃
额定功率	GB/T2900.18	4.86W









APPROVALS		DATE		PROJECT		Altium			
ENG.									
DSN.									
CHK.		BOOSTXLDRV3301		PROJECT REVISION		DOCUMENT REVISION		DESIGN ITEM	
		REFERENCE DOCUMENTS				TITLE			
BOM		DRV330X				REV B			
ASBY DWG.		SIZE		SCALE CODE		DWG NO.		REV	
FAB DWG.		A2				1 4			
PCB DWG.				SCALE		FILENAME		SHEET 5 OF	
						Alt DRV3301 driver SchDoc			




APPROVALS		DATE	PROJECT		Altium	
ENG.						
DES.			PROJECT REVISION		DESIGN ITEM	
CHK.			TITLE		★	
REFERENCE DOCUMENTS						
BOM						
ASBY DWG.		SIZE	CAGE CODE	DWG NO.	REV	
FAB DWG.		A2				
PCB DWG.		SCALE	FILENAME		SHEET 6 OF	
			M2 HP2/3/1 driver SchDm			



APPROVALS		DATE	PROJECT			
ENG						
DSN			PROJECT REVISION		DESIGN ITEM	
CHK			TITLE			
REFERENCE DOCUMENTS			★			
BOM						
ASBY DWG			SIZE	CAGE CODE	DWG NO.	REV
FAB DWG			A2			
PCB DWG			SCALE	FILE NAME	DRV8301_SENSESchDoc	SHEET 7 OF



APPROVALS	DATE	PROJECT		Altium	
DWG					
CDR					
CHK					
REFERENCE DOCUMENTS		TITLE		★	
BOM					
ASSEMBLY DWG		SIZE	CAGE CODE	DWG NO.	REV
FAB DWG		A2			
PCB DWG		SCALE	FILE NAME		SHEET 8 OF
			DRV8301_inverter_SchDoc		



THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED

APPROVALS	DATE	PROJECT	Altium	
ENG: -				
DSN: -		PROJECT REVISION:	DOCUMENT REVISION:	DESIGN ITEM:
CHK: -		TITLE		
REFERENCE DOCUMENTS		★		
BOM:		SIZE	CAGE CODE	DWG NO.
ASSY DWG:		A3		
FAB DWG:		SCALE:	FILE NAME	STMT32F1_microcontroller.SchDoc
PCB DWG:				SHEET 9 OF 9