

Example 6-3 4-to-1 Multiplexer, Using Conditional Operators

```
// Module 4-to-1 multiplexer using data flow. Conditional operator.
// Compare to gate-level model
module multiplexer4_to_1 (out, i0, i1, i2, i3, s1, s0);

// Port declarations from the I/O diagram
output out;
input i0, i1, i2, i3;
input s1, s0;

// Use nested conditional operator
assign out = s1 ? ( s0 ? i3 : i2) : (s0 ? i1 : i0) ;
endmodule
```

```
Example 6-4
```

```
// Define a 4-bit full adder by using dataflow statements.
module fulladd4(sum, c_out, a, b, c_in);
// I/O port declarations
output [3:0] sum;
output c_out;
input[3:0] a, b;
input c_in;
// Specify the function of a full adder
assign {c_out, sum} = a + b + c_in;
endmodule
```




Figure 6-2 4-bit Ripple Carry Counter

Example 6-6 Verilog Code for Ripple Counter

```
// Ripple counter
module counter(Q , clock, clear);

// I/O ports
output [3:0] Q;
input clock, clear;

// Instantiate the T flipflops
T_FF tff0(Q[0], clock, clear);
T_FF tff1(Q[1], Q[0], clear);
T_FF tff2(Q[2], Q[1], clear);
T_FF tff3(Q[3], Q[2], clear);
endmodule
```




Figure 6-4 Negative Edge-Triggered D-flipflop with Clear

Example 6-8 Verilog Code for Edge-Triggered D-flipflop

```
// Edge-triggered D flipflop
module edge_dff(q, qbar, d, clk, clear);
// Inputs and outputs
output q,qbar;
input d, clk, clear;
// Internal variables
wire s, sbar, r, rbar, cbar;
// dataflow statements
//Create a complement of signal clear
assign cbar = ~clear;
// Input latches; A latch is level sensitive. An edge-sensitive
// flip-flop is implemented by using 3 SR latches.
assign sbar = ~(rbar & s),
        s = \sim (sbar \& cbar \& \sim clk),
        r = \sim (rbar \& \sim clk \& s),
        rbar = -(r \& cbar \& d);
// Output latch
assign q = -(s \& qbar),
        qbar = ~(q & r & cbar);
endmodule
```




Figure 6-3 T-flipflop

Example 6-7 Verilog Code for T-flipflop

```
// Edge-triggered T-flipflop. Toggles every clock
// cycle.
module T_FF(q, clk, clear);

// I/O ports
output q;
input clk, clear;

// Instantiate the edge-triggered DFF
// Complement of output q is fed back.
// Notice qbar not needed. Unconnected port.
edge_dff ff1(q, ,~q, clk, clear);
endmodule
```

Se havioral level of abstraction

Highest level

Defin (testbench)

digital system to verify its functionality a program designed to exercise a

1) written in Verilog at the behavioral Level

2) does not Jevify timing

3) test benches have 2 purposes

- generate test patterns to exercise

collect and output the eircuits response

- (optional) compare outputs with expected outputs

But some at that can be used in test benchas Not everything in Behavioral modeling 15 synthesizable

Behavioral models have 2 structured - always statements - Initial Statements procedures

Some observations

1) no limit on the number of these in a module all of them execute concurrently and begin at time t=0.

3) cannot nest them

initial Keyword

syntax:

[delay] procedural statement

assignment (blocking or non-blocking)

continuous assignment

conditional statement

case statement

Loop

event trigged

parcelled block

wait statement

disable efatement

[delay] procedural statement When there are than 1 procedural statements, a sequential
block example of initial statements are Synthesizable Not begin initial Ley words Syntax:

```
module stimulus;
reg x,y, a,b, m;
initial
   m = 1'b0; //single statement; does not need to be grouped
initial
begin
   #5 a = 1'b1; //multiple statements; need to be grouped
   #25 b = 1'b0;
end
initial
begin
   #10 x = 1'b0;
   #25 y = 1'b1;
end
initial
   #50 $finish;
endmodule
```

time	statement executed	8
0	m = 1'b0;	-
5	a = 1'b1;	
10	x = 1'b0;	
30	b = 1'b0;	
35	y = 1'b1;	
50	\$finish;	

if a sequential block, need begin / end no limit on the number in a module operates in a continuous loop (de ludeugs means aleveys) in contrast, initial states execute - begins executing at time t=0 ouly once no neating always statement 1 mportant what follows

inside an initial or an always Statement reg variables ean only be assigned values when declared

rega=1'61; module

module

rega;

6=1'60', inifial

a=1'61;

end module

end module





example 7,5

always Statement

```
module clock_gen (output reg clock);

//Initialize clock at time zero
initial
  clock = 1'b0;

//Toggle clock every half-cycle (time period = 20)
always
#10 clock = ~clock;
initial
#1000 $finish;
```

endmodule

K.

When do they execute?

```
module FA_Mix (A, B, Cin, Sum, Cout);
  input A, B, Cin;
  output Sum, Cout;
  reg Cout;
  reg T1, T2, T3;
  wire S1;
                           // Gate instantiation.
 xor X1 (S1, A, B);
always
  begin // Always statement.
#5 T1 = A & Cin;
     T2 = B \& Cin;
     T3 = A \& B;
     Cout = (T1 \mid T2) \mid T3;
                           // Continuous assignment.
 assign Sum = S1 ^ Cin;
endmodule
```

Two kuds of assignments
- blocking
- non-blocking

LHS updates before next statement executes blocking (Syntax: a=b;)

non-blocking (Syntax; a <= b;) an initial/always procedure LHS updates at the end of RHS is recorded

initial
begin

A = 3; B = 2;

end

initial
begin

begin

begin

R= 4;

cud

R= 2;

R= 4;

R= 4;

mitial
initial
begin
begin
begin
B=2;
#10 A=B;
#10 A=B;

12 B 12 H

Rules

do not use non-blocking assignments in continuous ossignment statements

in these the same initial /always procedure do not mix blocking & non-blocking

you can put #delay on a line by itself

e.g. always

ways began #5; #10; C=D;

A= B;

The

Can use expressions

(on-delay) A = B