

Figure 5-5 Logic Diagram for Multiplexer

### Example 5-5 Verilog Description of Multiplexer

```
// Module 4-to-1 multiplexer. Port list is taken exactly from
 // the I/O diagram.
 module mux4_to_1 (out, i0, i1, i2, i3, s1, s0);
 // Port declarations from the I/O diagram
 output out;
 input io, i1, i2, i3; // data inputs input s1, s0; // select lines
// Internal wire declarations
wire sln, son;
wire y0, y1, y2, y3;
// Gate instantiations
// Create sin and son signals.
not (sln, sl);
not (s0n, s0);
// 3-input and gates instantiated
and (y0, i0, sln, s0n);
and (y1, i1, s1n, s0);
and (y2, i2, s1, s0n);
and (y3, i3, s1, s0);
// 4-input or gate instantiated
or (out, y0, y1, y2, y3);
endmodule
```




Figure 5-6 1-bit Full Adder

This logic diagram for the 1-bit full adder is converted to a Verilog description, shown in Example 5-7.

Example 5-7 Verilog Description for 1-bit Full Adder

```
// Define a 1-bit full adder
module fulladd(sum, c_out, a, b, c_in);

// I/O port declarations
output sum, c_out;
input a, b, c_in;

// Internal nets
wire s1, c1, c2;

// Instantiate logic gate primitives
xor (s1, a, b);
and (c1, a, b);

xor (sum, s1, c_in);
and (c2, s1, c_in);
xor (c_out, c2, c1);
endmodule
```




Figure 5-7 4-bit Ripple Carry Full Adder

## Example 5-8 Verilog Description for 4-bit Ripple Carry Full Adder

```
// Define a 4-bit full adder
module fulladd4(sum, c_out, a, b, c_in);

// I/O port declarations
output [3:0] sum;
output c_out;
input[3:0] a, b;
input c_in;

// Internal nets
wire c1, c2, c3;

// Instantiate four 1-bit full adders.
fulladd fa0(sum[0], c1, a[0], b[0], c_in);
fulladd fa1(sum[1], c2, a[1], b[1], c1);
fulladd fa2(sum[2], c3, a[2], b[2], c2);
fulladd fa3(sum[3], c_out, a[3], b[3], c3);
endmodule
```

## and #多(e,a,b); or \$4(out,e,c);




Figure 5-8 Module D




Figure 5-9 Waveforms for Delay Simulation

#delays aint synthesizable

# datafrow level of abstraction

reg variables hold values
e.g. A = 3'boll;

net variables don't

2 ways to give net variables a value drive with a module output

with a continuous assignment statement

Carithmantetic - expression dou't forget Continuous assignment statement LHS = 12HS variable assign Syntak:

Wire [7;0] A; Suppose we declare

logical)

(for your wet

A[2] —> bitselect
A[4:1] —> part select
must
be contiguous

2) the continuous assignment statement continuesualy

d'Rives the net variable

LHS updates whenever the RHS changed assign A = CRD; //A = CD 8

assign [strength level] [delay] LHS=RHS; not synthesizable actual syntak is

Defu (expression) a combination of operators and operands to get some result

Defu (aperand) Defu (operator) a data element (e.g. a net variable or constant)

anything that acts on operands

assugn A=B+C; // A=B+C

the LHS SIRC is determined by the Size of the largest operand

eis: wire [3:0] A, B, C;
wire [5:0] D;

A = B+C; // 4 bit result

(D=) B+C; // 6-bit result

Note; if any bit on the RHS is "x", the result

logical operators

the entire variable is considered logic p or logic 1 or X or Z

always the case if the operand to

(2x 2 2)

A=3, B=0, C=-483

ARRC => Logic 1

## 6.4.5 Bitwise Operators

Bitwise operators are negation (~), and(&), or(|),  $xor(^)$ ,  $xnor(^-, ^-)$ . Bitwise operators perform a bit-by-bit operation on two operands. They take each bit in one operand and perform the operation with the corresponding bit in the other operand. If one operand is shorter than the other, it will be bit-extended with zeros to match the length of the longer operand. Logic tables for the bit-by-bit computation are shown in Table 6-3. A z is treated as an x in a bitwise operation. The exception is the unary negation operator (~), which takes only one operand and operates on the bits of the single operand.

Table 6-3 Truth Tables for Bitwise Operators

bitwise and	0	1	х	bitwise or	0	1	х
0	0	0	0	0	0	1	x
1	0	1	х	1	1	1	1
x	0	x	x	x	x	1	x
bitwise xor	0	1	х	bitwise xnor	0	1	х
0	0	1	х	0	1	0	х
1	1	0	X	1	0	1	X
х	x	x	x	х	X	X	x

bitwise negation	result
0	1
1	0
х	$\mathbf{x}$

Examples of bitwise operators are shown below.

used to group things

£ for (i=0; i<10; i++)

1111 m

In New log concantenation operator

e.8: Wire [7:0] D;

assign D[7:4] = {D[0], D[1], D[5], D[6]}; 11 00 11 01

then D[7:4] = 4'b1011;

assign D= { p[s;0], D[7:4] };

Reduction operator

19,1 = h 4 = 6 po 11010 applies the bitwise operator on pairs of bits from

Shift operators

syntax:

Shift

LHS = var << decimal#

>> # of bit

positions shifted

A = 4 booto A>>1 = 4 booo!

A<< 3 = 4 60000

## Conditional operator

assign LHS = predicate? value1: value2; true or falae

if true LHS = values

one line if-then-else statement



//model functionality of a tristate buffer
assign addr\_bus = drive\_enable ? addr\_out : 36'bz;

//model functionality of a 2-to-1 mux
assign out = control ? in1 : in0;

pg 105

addr-out [5]
drive-enb

addr\_bus[s]

assign but = (A = 3) ? (control ? x : y ): (control ? m n)

Do on board

hsigned A A>B->
A>B->
A>B->

module comp (A,B, AGTB, ALTB, AEQB) Input [7:0] A, B; output ACTB, AEQB, ALTB;

assign AGTB = A7B; assign ALTB = A<B; assign AEQB = A == B; endurable