# modules are the basic building blocks of verilog programs




Figure 4-1 Components of a Verilog Module

templa module fool); // instantiatie module main (...) the objects exected by instantiction module" (....) object from a module template this is the process of creating en endmodule in devilog foo endmodule Defu (instantiation) Defor (an instance) float foo (float m) 's ewfed  $\longrightarrow$   $\sqrt{=}$  for (x); Main (void) implate)

To illustrate these hierarchical modeling concepts, let us consider the design of a negative edge-triggered 4-bit ripple carry counter described in Section 2.2, 4-bit Ripple Carry Counter.

#### 2.2 4-bit Ripple Carry Counter




Figure 2-3 Ripple Carry Counter

The ripple carry counter shown in Figure 2-3 is made up of negative edge-triggered toggle flipflops  $(T\_FF)$ . Each of the  $T\_FFs$  can be made up from negative edge-triggered D-flipflops  $(D\_FF)$  and inverters (assuming  $q\_bar$  output is not available on the  $D\_FF$ ), as shown in Figure 2-4.

	I	1
reset	$q_n$	$q_{n+1}$
1	1	0
1	0	0
0	0	1
0	1	0
0	0	0
		l




Figure 2-4 T-flipflop

## Module Instantiation

```
// Define the top-level module called ripple carry
// counter. It instantiates 4 T-flipflops. Interconnections are
// shown in Section 2.2, 4-bit Ripple Carry Counter.
                                                                                                                      module ripple_carry_counter(q, clk, reset);
```

input clk, reset; //1/0 signals will be explained later. output [3:0] q; //I/O signals and vector declarations //will be explained later.

//Four instances of the module T.FF are created. Each has a unique //name.Each instance is passed a set of signals. Notice, that //each instance is a copy of the module T FF.

TFF tif0(q[0],clk, reset);

TFF tif1(q[1],q[0], reset);

TFF tif2(q[2],q[1], reset);

TFF tif2(q[3],q[2], reset)

endmodule

// that module D-flipflop is defined elsewhere in the design. Refer // to figure p-4 for interconnections. // Define the module T.FF. It instantiates a D-flipflop. We assumed

clk, reset); T FF (c modul

//Declarations to be explained later

input clk, reset; output q; wire d; D\_FF dff0(q, d, clk, reset); // Instantiate D\_FF. Call it dff0. not n1(d, q); // not gate is a Verilog primitive. Explained later.

endmodule

Defin (ports)

module and an external environment these one the interface between the



#### 4.2.2 Port Declaration

All ports in the list of ports must be declared in the module. Ports can be declared as follows:

Verilog Keyword	Type of Port		
input	Input port	7	
output	Output port	4	all net variable
inout	Bidirectional port	\	declarations
			activities (10 mg

Each port in the port list is defined as input, output, or inout, based on the direction of the port signal. Thus, for the example of the *fulladd4* in Example 4-2, the port declarations will be as shown in Example 4-3.

Example 4-3 Port Declarations

```
module fulladd4(sum, c_out, a, b, c_in);

//Begin port declarations section
output[3:0] sum;
output c_cout;

input [3:0] a, b;
input c_in;
//End port declarations section
...
<module internals>
...
endmodule
```

Note that all port declarations are implicitly declared as wire in Verilog. Thus, if a port is intended to be a wire, it is sufficient to declare it as output, input, or inout. Input or inout ports are normally declared as wires. However, if output ports hold their value, they must be declared as reg. For example, in the definition of DFF, in Example 2-5, we wanted the output q to retain its value until the next clock edge. The port declarations for DFF will look as shown in Example 4-4.

instantiated module c\_out - sum fulladd4 full adder (4-bit), c\_in\_ Top

Figure 4-3 VO Ports for Top and Full Adder

module fulladd4(sum, c\_out, a, b, c\_in);//Module with a list of ports
module Top; // No list of parts, top-level module in simulation List of Ports Example 4-2

'output' declares a net type variable

Finodule Foo (a, c);
input a; // net
output e; // net

end module

if you want a to be a veg variable you must re-delare it be declared as

d on the ample 4-2, the

og. Thus, if a put, or inout. put ports hold on of *DFF*, in lock edge. The

Example 4-4 Port Declarations for DFF

```
module DFF(q, d, clk, reset);
output q;
reg q; // Output port q holds value; therefore it is declared as reg.
input d, clk, reset;
...
endmodule
```

Ports of the type input and inout cannot be declared as reg because reg variables store values and input ports should not store values but simply reflect the changes in the external signals they are connected to.

Note that the module *fulladd4* in Example 4-3 can be declared using an ANSI C style syntax to specify the ports of that module. Each declared port provides the complete information about the port. Example 4-5 shows this alternate syntax. This syntax avoids the duplication of naming the ports in both the module definition statement and the module port list definitions. If a port is declared but no data type is specified, then, under specific circumstances, the signal will default to a *wire* data type.

Example 4-5 ANSI C Style Port Declaration Syntax

#### **Port Connection Rules**

One can visualize a port as consisting of two units, one unit that is *internal* to the module and another that is *external* to the module. The internal and external units are connected. There are rules governing port connections when modules are instantiated within other modules. The Verilog simulator complains if any port connection rules are violated. These rules are summarized in Figure 4-4.




Figure 4-4 Port Connection Rules

#### Inputs

Internally, input ports must always be of the type net. Externally, the inputs can be connected to a variable which is a reg or a net.

#### **Outputs**

Internally, outputs ports can be of the type reg or net. Externally, outputs must always be connected to a net. They cannot be connected to a reg.

#### **Inouts**

Internally, inout ports must always be of the type net. Externally, inout ports must always be connected to a net.

#### Width matching

It is legal to connect internal and external items of different sizes when making intermodule port connections. However, a warning is typically issued that the widths do not match.

when redeclaring, you must match sizes

e.g. (wrong)
module temp (4,8);
output [4:0]4;
reg 4;

Lig. Cright)
module temp (4,B);
sutput L4:034;
reg [4:034;

#### Example 4-6

#### Illegal Port Connection

This problem is rectified if the variable SUM is declared as a net (wire).

how do I connect two modules? Aus: instautiation and then there you connect signed 2 ways - by position the port list

- by name

### Connection by name (preferred)

```
module fulladd4(sum, c_out, a, b, c_in);
output[3:0] sum;
output c_cout;
input [3:0] a, b;
input c_in;
...
    <module internals>
...
endmodule
```

mistale

// Instantiate module fa\_byname and connect signals to ports by name fulladd4 fa\_byname(.c\_out(C\_OUT), .sum(SUM), .b(B), .c\_in(C\_IN), .a(A),);

order doesn't mafter!!

Defin (abstraction)

a deseription that hides unimportant information to make the description Legs complex Suppose I want to describe a digital design. How could I do it?

method # 1

Schematic

method #2

boolean equs

truth table

method #3

more abstract

detale truth table method #3 a description that hides information list Suppose I want you to build a digital civeuit for me. How do I describe to present a more concise form Boolean equestions method #2 which 15 needed? Defu (abstraction) Schematie method # 1 abstraction

in verilog, code can be written in 3 Levels of abstraction

gate-Level description - behavioral \* dataflow \* abstraction (highest) V ( Lowest)

modules can contain multiple one to said to be 12TL coded modules that we only X Levels of abstraction modulas

Notes:

Verilog has 3 levels of abstraction behavioral X gate Level dataflow \* abstraction (nighest) a module may contain multiple levels of abstraction 2) any module written solely RTL coding in X 12 called Notes:

gate level modeling

Bosic building block of Verrlog programs is a

module

Defu (primitivegate)

a predefined Logic gate in Verilog

and or xoor
-------------

gates with two inputs. The output by il and i2.




Figure 5-1 Basic Gates

format:

gate-type NOV

gete-identifier (out-wame, ino, in, inz, ..., ink);

(mputs

output name

(ad manyad

(100ly)

nand u2 (P, A, H, B);

27

```
wire OUT, IN1, IN2;

// basic gate instantiations.
and al(OUT, IN1, IN2);
nand nal(OUT, IN1, IN2);
or orl(OUT, IN1, IN2);
nor norl(OUT, IN1, IN2);
xor xl(OUT, IN1, IN2);
xnor nxl(OUT, IN1, IN2);

// More than two inputs; 3 input nand gate
nand nal_3inp(OUT, IN1, IN2, IN3);

// gate instantiation without instance name and (OUT, IN1, IN2); // legal gate instantiation
```

Suppose I need 3 instances of a nound gate (1) could dectave 3 separate times

in and G1 (41, 4, B); yand G2 (72, 4, B); hand G3 (43, 4, B);

(2) could instantiate on 1 line

nand 61(41,4,8) , (52(42,4,8) , 63(43,4,8);

Truth Tables for And/Or Gates


			Ţ		2	
•	Z	x	I	0	pusu	
	I	I	I	Ţ	0	
	x	x	0	Į	I	7!
	x	· <b>X</b>	x	Ţ	x	
	X	X	x	I	z	
					l	

X	x	0	x	z	
X	x	0	x	x	
0	0	0	0	I	Δi
X	X	0	Ţ	0	
Z	X	I	0	nor	
	I	i			

				ľ	
x	x	Į	x x	z x I	
x	x	I	x	x	
I	Į x	Į	I	I	Δi
X	X,	Į	0	0	
z	X	I	0	70	
	Ţ	İ			

z	x	ī	0	ZOUX	
x x	x x	I 0	0 I	0	Si.
x	X	X	, <b>x</b>	x	71
x	x	x	x	z	

The symbols for these logic gates are shown in Figure 5-2.



These gates are instantiated in Verilog as shown Example 5-2. Notice that these gates can Figure 5-2 Buf and Not Gates

have multiple outputs but exactly one input, which is the last terminal in the port list.

Gate Instantiations of Bulf Not Gates Example 5-2

// gate instantiation without instance name (Not vecommended) not (OUT1, IN); // legal gate instantiation

buf bl\_sout(OUT1, OUTS, IN); // More than two outputs

> not ni (OUTi, IN); (NI 'TINO) Iq Inq

not (OUT1, IN); // legal gate instantiation

// basic gate instantiations.

#### Bufif/notif

Gates with an additional control signal on buf and not gates are also available.

i				
bufifl	notif1	7		
bufif0	notif0			
,				

These gates propagate only if their control signal is asserted. They propagate z if their control signal is deasserted. Symbols for bufifnotif are shown in Figure 5-3.




Figure 5-3 Gates Bufif and Notif

#### Example 5-3 Gate Instantiations of Bufif/Notif Gates

```
//Instantiation of bufif gates.
bufif1 b1 (out, in, ctrl);
bufif0 b0 (out, in, ctrl);

//Instantiation of notif gates
notif1 n1 (out, in, ctrl);
notif0 n0 (out, in, ctrl);
```




Figure 5-4 4-to-1 Multiplexer

		!
s1	s0	out
0	0	10
0	ŀ	<b>I</b> 1
1	0	12
1	1	13




Figure 5-5 Logic Diagram for Multiplexer

#### Example 5-5 Verilog Description of Multiplexer

```
// Module 4-to-1 multiplexer. Port list is taken exactly from
 // the I/O diagram.
 module mux4_to_1 (out, i0, i1, i2, i3, s1, s0);
 // Port declarations from the I/O diagram
 output out;
 input i0, i1, i2, i3; // data inputs input s1, s0; // select lines
// Internal wire declarations
wire sln, s0n;
wire y0, y1, y2, y3;
// Gate instantiations
// Create sln and s0n signals.
not (sln, s1);
not (s0n, s0);
// 3-input and gates instantiated
and (y0, i0, s1n, s0n);
and (y1, i1, sln, s0);
and (y2, i2, s1, s0n);
and (y3, i3, s1, s0);
// 4-input or gate instantiated
or (out, y0, y1, y2, y3);
endmodule
```