may have timing end/or event controls "called" from an initial or always can have the only number ports (includes zero) (#delays) statement properties syntax: asks

port declarations; procedural statements; task [automatic] tasknawe; endtask

@ (posedge....)

denotes Keywords

some notes

1) default type for all ports is veg

ports in modules & ports in tasks

to/from the task Values passed If signals

3) tasks can operates on any variables declared in the module

Example 8-4

Direct Operation on reg Variables

```
//Define a module that contains the task asymmetric_sequence
module sequence;
reg clock; & declaration.
initial
        init_sequence; //Invoke the task init_sequence
always
begin
        asymmetric_sequence; //Invoke the task asymmetric_sequence
end
//Initialization sequence
task init_sequence;
begin
        clock = 1'b0;
end
endtask
//define task to generate asymmetric sequence
//operate directly on the clock defined in the module.
task asymmetric_sequence;
begin
       #12 clock = 1'b0;
       #5 clock = 1'b1;
       #3 clock = 1'b0;
       #10 clock = 1'b1;
end
endtask
endmodule
```

example 8-2

```
//Define a module called operation that contains the task bitwise_oper
                                                                                                                                                                                                                                                                                                                                                                    //invoke the task bitwise oper. provide 2 input arguments A,
                                                                                                                                                                                                                                                                                                                                                                                           //Expect 3 output arguments AB_AND, AB_OR, AB_XOR
//The arguments must be specified in the same order as they
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ordering
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               task bitwise oper;
output [15:0] ab and, ab or, ab xor; //outputs from the task
input [15:0] a, b; //inputs to the task
                                                                                                                                                                                                                                                                                                             always @(A or B) //whenever A or B changes in value
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   bitwise_oper(AB_AND, AB_OR, AB_XOR, A, B);
Input and Output Arguments in Tasks
                                                                                                                                                                                                                                                                                                                                                                                                                                                       //appear in the task declaration.
                                                                                                                                                                                                                                                 reg [15:0] AB_AND, AB_OR, AB_XOR;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  #delay ab_and = a & b;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  //define task bitwise_oper
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ab_xor = a b;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ab_or = a \mid b;
                                                                                                                                                                                           parameter delay = 10;
                                                                                                   module operation;
                                                                                                                                                                                                                    reg [15:0] A, B;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     endmodule
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              endtask
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       begin
                                                                                                                                                                                                                                                                                                                                         begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 end
```

Reyword "automatic", it included, makes the task re-entirant

! Kample 8-5

Re-entrant (Automatic) Tasks

```
// Only a small portion of the module that contains the task definition
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       // the task is re-entrant, these concurrent calls will work correctly.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      always @(posedge clk2) // twice the frequency as the previous block
                                                                                                               / clk2 runs at twice the frequency of clk and is synchronous
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  // concurrently at each positive edge of clk. However, since
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            // These two always blocks will call the bitwise_xor task
// Module that contains an automatic (re-entrant) task
                                                                                                                                                                                                                          reg [15:0] cd_xor, ef_xor; //variables in module top
                                                                          // is shown in this example. There are two clocks.
                                                                                                                                                                                                                                                              reg [15:0] c, d, e, f; //variables in module top
                                                                                                                                                                                                                                                                                                                                                                           output [15:0] ab_xor; //output from the task
                                                                                                                                                                                                                                                                                                                                                                                                                  input [15:0] a, b; //inputs to the task
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             bitwise_xor(ef_xor, e, f);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           bitwise_xor(cd_xor, c, d);
                                                                                                                                                                                                                                                                                                                                   task automatic bitwise_xor;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         always @(posedge clk)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ab_xor = a
                                                                                                                                                   / with clk.
                                                                                                                                                                                     module top;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          endtask
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          end
```

endmodule

for functions,

There are no delay, timing, or event control constructs in the procedure.
The procedure returns a single value.

• There is at least one input argument.

• There are no output or inout arguments.

• There are no nonblocking assignments.

(8218d)

functions syntax:

Letworks .

function [range] function-name; other local declarations; procedural statements; end function &

If no range is specified, function returns a single bit

9.0

parameter max = 8; module foo;

function [mor-1:0] reverse; // template input [max-1:0] Din; 1 wteagh K;

Veverse [max-16-1] = Din [K]; for (12=0; K C max; 12= K+1)

end.

comment: "function" => some sixt of

register to stone.
The function result

veg [max-1;0] new-val, old-val; How do we call this function module example;

function [max-1:0] reverse; // template france Cool new-val=reverse (old-val); always @ C) endfunction

endfabballe

Example 8-7 Parity Calculation

```
//Define a module that contains the function calc_parity
module parity;
...
reg parity;
//Compute new parity whenever address value changes
always @(addr)
begin
parity = calc_parity(addr); //First invocation of calc_parity
sdisplay("Parity calculated = %b", calc_parity(addr));
//Gefine the parity calculation function
function calc_parity;
input [31:0] address;
begin
//set the output value appropriately. Use the implicit
//internal register calc_parity.
calc_parity = ^address; //Return the xor of all address bits.
end
end
endfunction
...
end
endfunction
...
endmodule
```

example 8-9

Left/Right Shifter

```
//Define a module that contains the function shift
module shifter;
//Left/right shifter
`define LEFT SHIFT
                        1'b0
define RIGHT SHIFT
                        1'b1
reg [31:0] addr, left addr, right addr;
reg control;
//Compute the right- and left-shifted values whenever
//a new address value appears
always @(addr)
begin
       //call the function defined below to do left and right shift.
        left_addr = shift(addr, `LEFT_SHIFT);
        right_addr = shift(addr, `RIGHT_SHIFT);
end
//define shift function. The output is a 32-bit value.
function [31:0] shift;
input [31:0] address;
input control;
begin
       //set the output value appropriately based on a control signal.
       shift = (control == `LEFT SHIFT) ?(address << 1) : (address >> 1);
end
endfunction
endmodule
```