the process of dividing a design into modules there by createrly a design hierarchy K Leaf nodes - horizontally - vertically Defn (partitioning) Can partition




Figure 14-7 Horizontal Partitioning of 16-bit ALU

easier to optimize small bit circuitry




Figure 14-8 Vertical Partitioning of 4-bit ALU

easier to optimize individual
functions

Geneval partitioning rules

any leat nodes in the hierarchy should be gate level of abstraction makes the synthesis faster evitical paths should be in one module entirely

Slowest combination logic path between registers defin (critical path)

makes timeng analysis easier and makes it easier to optimize the timing

whenever possible, register the module output make it easier to determine timus between moduled potentially sharable resources should be in the same module

always a C 4 on B or Cor Sel) D= Sel? A+C: A+B;

Wo sharing

A THE SELL

W/Sharing

(consistent with above guidelines leep modules as small as possible

module Continuous (StatIn, StatOut);
input StatIn;
output StatOut;

assign StatOut = ~ StatIn; // Continuous assignment.
endmodule

// Synthesized netlist is shown in Figure

> StatIn StatOut | StatOut |

2-2

module Blocking (Preset, Count);
input [0:2] Preset;
output [3:0] Count;
reg [3:0] Count;


always @ (Preset)

Count = Preset + 1;

// Blocking procedural assignment.

endmodule

// Synthesized netlist is shown in Figure




Count 3 = 0 // Count 1 = 0 // Count 0 = 0 //

2-3


module NonBlocking (RegA, Mask, RegB);
input [3:0] RegA, Mask;
output [3:0] RegB;
reg [3:0] RegB;

always @ (RegA or Mask)
 RegB <= RegA & Mask;
 // Non-blocking procedural assignment.
endmodule
// Synthesized netlist is shown in Figure</pre>



module Target (Clk, RegA, RegB, Mask);
input Clk;
input [3:0] RegA, Mask;
output [3:0] RegB;
reg [3:0] RegB;


always 8 (posedge Clk)
RegB <= RegA & Mask;
endmodule



a constant module ConstantShift (DataMux, Address); input [0:3] DataMux;

output [0:5] Address;

assign Address = (~ DataMux) << 2; endmodule




module VariableShift (MemDataReg, Amount, InstrReg);

input [0:2] MemDataReg; input [0:1] Amount; output [0:2] InstrReg;

a variable

assign InstrReg = MemDataReg >> Amount;

endmodule



module PartSelect (A, C, ZCat);
input [3:0] A, C;
output [3:0] ZCat;

assign ZCat[2:0] = {A[2], C[3:2]}; endmodule

```
module NonComputeRight (Data, Index, Dout);
                                                                                                                       assign Dout = Data [Index];
                     input [0:3] Data;
input [1:2] Index;
                                                                         output Dout;
```

// Synthesized netlist is shown in Figure 2-17.

endmodule





Figure 2-17 Non-constant bit-select generates a multiplexer. (If on ZHS)

module NonComputeLeft (Mem, Store, Addr);
output [7:0] Mem;

input Store; input [1:3] Addr; assign Mem [Addr] = Store; endmodule




module Conditional Expression (StartXM, ShiftVal,


Reset, StopXM);
input StartXM, ShiftVal, Reset;
output StopXM;

assign StopXM = (! Reset) ? StartXM ^ ShiftVal :
 StartXM | ShiftVal;

endmodule



1f (A) 1 Y= B; else



Lateh inferrance

a veally, really bad thing (really)

Occurt when

on it-theu-else doesn't contain a default else


cade statement where not all case values Listed and

no default

2-26


module Compute (Marks, Grade);
input [1:4] Marks;
output [0:1] Grade;
reg [0:1] Grade;

parameter FAIL = 1, PASS = 2, EXCELLENT = 3;
always @ (Marks)
if (Marks < 5)
 Grade = FAIL;
else if ((Marks >= 5) & (Marks < 10))
 Grade = PASS;
endmodule</pre>



2-27

```
module ComputeNoLatch (Marks, Grade);
input [1:4] Marks;
output [0:1] Grade;
reg [0:1] Grade;
parameter FAIL = 1, PASS = 2, EXCELLENT = 3;
always @ (Marks)
if (Marks < 5)
    Grade = FAIL;
else if ((Marks >= 5) && (Marks < 10))
    Grade = PASS;
else
    Grade = EXCELLENT;
endmodule</pre>
```



рие

endcase

case (CurrentState)

 $t_0 = d\tau z$

ntged

always @ (CurrentState)

// This statement added.

(a pre assignment)

Telastering Andrew Control of the co

elubombne

st: SI: 3;

 $t_0 = dtz$. : ϵs

'0S

case (CurrentState)

STAGE (CUrrentState)

parameter SO = O' SI = IS O = OS recommend

:dTZ [1:0] Bex

:dīz [[:0] andano

input [0:1] CurrentState;

module StateUpdate (CurrentState, Zip);

Consider the following...

parameter 50=0, 51=1, 52=2, 53=3;

11 synthesis full-code 50,51; Zup=0; always @ (abe) ease (abc) endiase

Known as a Synthesis directive
Synthesis directive

prevent lateh interrance
Who preassignment

- preassignment

the case statement

when synthesia fuel-case makes more sense ...

a one-hot encoded parameter 5¢ = 3 boot, SI = 3 boto, 52 = 3 bioo;


cuse (state) 11 squthesis full-case

3000

52; <u>N</u>

eldcase

```
module PriorityLogic (NextToggle, Toggle);
  input [2:0] Toggle;
 output [2:0] NextToggle;
 reg [2:0] NextToggle;
 always @ (Toggle)
   casex (Toggle)
     3'bxx1: NextToggle = 3'b010;
     3'bxlx : NextToggle = 3'b110;
     3'blxx : NextToggle = 3'b001;
     default : NextToggle = 3'b000;
   endcase
endmodule
 if (Toggle[0] == 'b1)
   NextToggle = 3'b010;
 else if (Toggle[1] == 'b1)
   NextToggle = 3'b110;
 else if (Toggle[2] == !b1)
  NextToggle = 3'b001;
 else
  NextToggle = 3'b000;
```



```
SelegoTaxeN
Selego
```

```
if (Toggle[0] == 'bl)
    NextToggle = 3'b010;

if (Toggle[1] == 'bl)

if (Toggle[2] == 'bl)

if (Toggle[3] =
```



endmodule endcase

always @ (Toggle)

3.bxx1 : NextToggle = 3.b010;
3.bxxx : NextToggle = 3.b010;

default : NextToggle = 3.b001;

default : NextToggle = 3.b001;


default : NextToggle = 3.b001;

module ParallelCase (NextToggle, Toggle); input [2:0] Toggle; output [2:0] NextToggle; reg [2:0] NextToggle;



2.3.2 Priority Decoder using an if/else statement

```
// 2. using an if statement
always @ (sl or a or b or c)
  if (sel == 2'bll)
    d = a;
  else if (sel ==2'bl0)
    d = b;
  else
    d = c;
```




2.3 Priority Decoders

2.3.1 Priority Decoder using a case statement


```
// 1. using a case statement
always @ (sl or a or b or c)
case (sel)
    2'bll: d = a;
    2'bl0: d = b;
    default: d = c;
endcase
```

- 1. Both case and if statements result in priority structures.
- 2. The order of the variables determines the priority



2.4 Parallel Priority Decoders


2.4.1 Parallel Priority Decoders Using a Synthesis Directive



2-44

```
output [3:0] Line;
reg [3:0] Line;
integer J;

always @ (Address)
for (J = 3; J >= 0; J = J - 1)
   if (Address == J)
     Line[J] = 1;
else
   Line[J] = 0;
endmodule
```



When the for-loop is expanded, the following four if statements are obtained.

```
if (Address == 3) Line[3] = 1; else Line[3] = 0;
if (Address == 2) Line[2] = 1; else Line[2] = 0;
if (Address == 1) Line[1] = 1; else Line[1] = 0;
if (Address == 0) Line[0] = 1; else Line[0] = 0;
```

Rute

Blocking

combinational logic

use for

> use for Sequential logic

Mon-blocking assignments

Consider

veg TA, TB;
always @ CK or B or C)
begin

Legin

LA = A 1 B;

TA= 418; TB= TAQC;

Blocking

Synthesizes as

end

A TA TA S


reg TA, TB;
always@(402 B02c)
begin
TA C= A1B;
TB C= TA RC;

uses "old" TA value

W Wed some sort of
Storage...

alwayse (posedge eur) W/non-blocking B (- K) always (posedge CLK)
begin

B=4; D=C; C=B; W/ Blocking 1801



Constraining combinational outputs that drive combinational inputs

SHOI = POINS CLK PENIOD = 10 NS