## ECE 351 Test #1 Study Guide

Your test is scheduled for Thursday, 25 Apr. It is a one-hour open book/ open note, multiple choice test.

The test will cover the following topics:

- Verilog HDL syntax/semantics. In particular you should be able to answer questions about Verilog programs that appear on the exam
- Simulator/synthesizer concepts (i.e., concepts covered in the ASIC application note)
- Basic structures of Verilog modules
- Verilog levels of abstraction (nothing on behavioral)
- module templates and instantiation

## **NOTES:**

- You must bring a SCANTRON 882E to class to record your answers. These can be purchased at the PSU bookstore.
- You may have any electronic device capable of reading PDFs
- There will be a short lecture prior to the test.

liming controls

parameter on-delay = 3. NEG A; off-delay =5;

Initial A =0;

0

a=#2 b; #2 a= b;

hold = b; #2; &= hold;

initial begin V=0;

#100 180 V=0 井30 V=1; < - ':</p>

000

end

cose 2

initial begun アニロン

r=#301; r= #100 1;

001 180 210

In Both cases, the delays are

Syntax;

module module-name; // no port list Local veg/net variable declarations instantiate the modules to be tested initial/alway statement (s) to generate the test patterns

endmodule

Blocking and ignments Question: Blocking or non-blocking assignments? what about

imitial clock = 0;

always between ~ clock;

unitial chock=0; always crock <= #10 rcbck;

Case 3

Initial
begu
r 今0;
r 今#100 1;
r 今#80 0;
r 今#30 1;

8

100

end

delays are absolute

you want to generate tor non-blocking assignments, preferred does order matter? Note: <= with PHS delays is 150 150 170 863

(M Summare) blocking assignments # delays one relative to each other. # delay LHS= RHS; LHS = #delay RHS;

non-plocking assignments It delays are absolute times LHS <= # delay RHS;

"@" denotes event control

Two types of control

- Level

- edge triggered

edge triggered events

Reignord: Clock HX JHX H & Sector negedge 25-44 25-44 25-1-44 25-1-44 7 > 0

## Example 7-13 Regular Event Control

Ť

```
q = @(posedge clock) d; //d is evaluated immediately and assigned //to q at the positive edge of clock
                                                                                                                                                                                                                                                                                                                                                     @(clock) q = d; //q = d is executed whenever signal clock changes value
                                                                                                                                                                               @(negedge clock) q = d; //q = d is executed whenever signal clock does
                                                                                                                                                                                                                                                                                                            @(posedge clock) q = d; //q = d is executed whenever signal clock does
                                                                                         //a negative transition ( 1 to 0,x or z, //x to 0, z to 0)
                                                                                                                                                                                                                           // x to 1, z to 1)
                                                                                                                                                                                                                                                                      //a positive transition ( 0 to 1,x or z,
```

you can or events @ (posedge A or negedge B)

### Example 7-15 Event OR Control (Sensitivity List)



Example 7-17

Use of @ \* Operator

end out1 = a ? b+c : d+e; out2 = f ? g+h : p+m; begin always @(a or b or c or d or e or f or g or h or p or m) //Combination logic block using the or operator
//Cumbersome to write and it is easy to miss one input to the block

//sensitivity list. always @(\*)

//Alternately, the @\* symbol can be used //All input variables are automatically included in the

//Instead of the above method, use @(\*) symbol

begin

out1 = a ? b+c : d+e; out2 = f ? g+h : p+m;

```
//Type 1 conditional statement. No else statement.
//Statement executes or does not execute.
if (<expression>) true_statement;

//Type 2 conditional statement. One else statement
//Either true_statement or false_statement is evaluated
if (<expression>) true_statement; else false_statement.;

//Type 3 conditional statement. Nested if-else-if.
//Choice of multiple statements. Only one is executed.
if (<expression1>) true_statement1;
else if (<expression2>) true_statement2;
else if (<expression3>) true_statement3;
else default_statement;
```

P8137

```
//Type 1 statements
if(!lock) buffer = data;
if(enable) out = in;
//Type 2 statements
if (number_queued < MAX_Q_DEPTH)</pre>
begin
        data_queue = data;
        number_queued = number_queued + 1;
end
else
        $display("Queue Full. Try again");
//Type 3 statements
//Execute statements based on ALU control signal.
if (alu_control == 0)
        y = x + z;
else if(alu_control == 1)
        y = x - z;
else if(alu_control == 2)
        y = x * z;
else
        $display("Invalid ALU control signal");
```

NO

Switch

case 1:

Case 2:

case statement

in Jerilog


## switch statements

```
case (expression)

alternativel: statement1;
alternative2: statement2;
alternative3: statement3;

default: default_statement;
endcase
```

4X1 Mux



5,50	4
00	io
01	i,
10	iz
	i <sub>3</sub>
	*

Example 7-19 4-to-1 Multiplexer with Case Statement

When you use corez' Case X everything much match exactly any 2'or X buts are ignored and '2' bits are ignored i.e. not composed

I all use of

A=2611;

case (A)

2'bx1: B=0; default; B=1;

endcade

B117

(2'b11 + 2'bx1

easex (A)

2 bx1; B=0

default: B= (

endcase

B=0

(USBs match)

# Example 7-21 casex Use

integer

state;

reg [3:0] encoding;

```
4'blxxx : next_state = 3;
                                                                                         default
                                                                                                                                                                                casex (encoding) //logic value x represents
                                                                       endcase
                                                                                                           4'bxxxl
                                                                                                                                              4'bxlxx:
Thus, an input encoding = 4'b10xz would cause next_state = 3 to be executed.
                                                                                                                            4'bxxlx
                                                                                                                                          next_state
                                                                                      next_state
                                                                                                     next_state
                                                                                                                         next_state
                                                                                                                                  1
                                                                                                                                                                                      a don't care
                                                                                                                                                                                      bit.
```

(first one that matches)

```
module demultiplexer1_to_4 (out0, out1, out2, out3, in, s1, s0);
// Port declarations from the I/O diagram
output out0, out1, out2, out3;
reg out0, out1, out2, out3;
input in; // data in input s1, s0; // Select lines
always @(sl or s0 or in)
case ({s1, s0}) //Switch based on control signals
   2'b00 : begin out0 = in; out1 = 1'bz; out2 = 1'bz; out3 = 1'bz; end
   2'b01 : begin out0 = 1'bz; out1 = in; out2 = 1'bz; out3 = 1'bz; end
   2'b10 : begin out0 = 1'bz; out1 = 1'bz; out2 = in; out3 = 1'bz; end
   2'b11 : begin out0 = 1'bz; out1 = 1'bz; out2 = 1'bz; out3 = in; end
   //Account for unknown signals on select. If any select signal is x
   //then outputs are x. If any select signal is z, outputs are z.
   //If one is x and the other is z, x gets higher priority.
   2'bx0, 2'bx1, 2'bxz, 2'bxx, 2'b0x, 2'b1x, 2'bzx :
        begin
               out0 = 1'bx; out1 = 1'bx; out2 = 1'bx; out3 = 1'bx;
        end
   2'bz0, 2'bz1, 2'bzz, 2'b0z, 2'blz :
        begin
              out0 = 1'bz; out1 = 1'bz; out2 = 1'bz; out3 = 1'bz;
   default: $display("Unspecified control signals");
endcase
endmodule
```

2/6 } while(expr); - for - repeat - forever - while IN Serilog While (expr)
begin

C00P5

## Example 7-22 While Loop

```
//Illustration 1: Increment count from 0 to 127. Exit at count 128.
//Display the count variable.
integer count;
initial
begin
        count = 0;
        while (count < 128) //Execute loop till count is 127.
                         //exit at count 128
        begin
                $display("Count = %d", count);
               count = count + 1;
        end
end
//Illustration 2: Find the first bit with a value 1 in flag (vector
variable)
'define TRUE 1'b1';
'define FALSE 1'b0;
reg [15:0] flag;
integer i; //integer to keep count
reg continue;
initial
begin
  flag = 16'b 0010 0000 0000 0000;
  i = 0;
  continue = 'TRUE;
  while ((i < 16) && continue ) //Multiple conditions using operators.
  begin
    if (flag(i))
    begin
      $display("Encountered a TRUE bit at element number %d", i);
      continue = 'FALSE;
    end
    i = i + 1;
  end
end
```

## Example 7-23 For Loop

```
initial
for ( count=0; count < 128; count = count + 1)
$display("Count = %d", count);</pre>
                                                                                                  integer count;
```