Example 7-22 While Loop

```
//Illustration 1: Increment count from 0 to 127. Exit at count 128.
//Display the count variable.
integer count;
initial
begin
        count = 0;
        while (count < 128) //Execute loop till count is 127.
                         //exit at count 128
        begin
                $display("Count = %d", count);
               count = count + 1;
        end
end
//Illustration 2: Find the first bit with a value 1 in flag (vector
variable)
'define TRUE 1'b1';
'define FALSE 1'b0;
reg [15:0] flag;
integer i; //integer to keep count
reg continue;
initial
begin
  flag = 16'b 0010_0000_0000 0000;
  i = 0;
  continue = 'TRUE;
  while ((i < 16) && continue ) //Multiple conditions using operators.
  begin
    if (flag(i))
    begin
      $display("Encountered a TRUE bit at element number %d", i);
      continue = 'FALSE;
    end
    i = i + 1;
  end
end
```

Example 7-23 For Loop

```
initial
for ( count=0; count < 128; count = count + 1)
$display("Count = %d", count);</pre>
                                                                                                 integer count;
```

Repeat LOOP

, decimal

repeat (num)
begin
end

Example 7-24 Repeat Loop

```
//Illustration 1 : increment and display count from 0 to 127
integer count;

initial
begin
    count = 0;
    repeat(128)
    begin
        $display("Count = %d", count);
        count = count + 1;
    end
end
```

from before

Initial

always
#5 chock = ~ clock; // clock with a clock = 1'bo;

10 ns period

imitial begin clock = 1'bo; forever #5 clock = ~ clock;

629

Synchronizing 2 regulaters

reg clock;

initial

forever @poseage clock) A = B;

So far we've only discussed sequential blocks

Defu (parallel blocks) a block where all statements execute concurrently (subject to any # delays)

Notes: 1) statements execute concurrently even though blocking assignments are used

- delays are with respect to the time the parallel block was entered
- "fork" and "join" are Keywords

Parallel blocks

Initial

fork

fork

#5 4=160; // t=0

#10 2=8x.43; // t=10

#20 w=84x8; // t=20

Join

```
endmodule
                                                            end
                                                                                                                                                                                                                                                                  always @(sl or s0 or i0 or i1 or i2 or i3)
                                                                                                                                                                                                                                                   begin
                                                                                                                                                                                                                                                                                                                                                                                           reg out;
                                                                                                                                                                                                                                                                                                                                                                                                                                        input s1, s0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                           input i0, i1, i2, i3;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      output out;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                module mux4_to_1 (out, i0, i1, i2, i3, s1, s0);
                                                                                                                                                                                                                                                                                                                                                                                                             //output declared as register
                                                                                                                                                                                                                                                                                                         //All input signals that cause a recomputation of out to
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     // Port declarations from the I/O diagram
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               // the I/O diagram.
                                                                                                                                                                                                                                                                                    //occur must go into the always @(\dots) sensitivity list.
                                                                                                                                                                                                                                                                                                                                  //recompute the signal out if any input signal changes.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               // 4-to-1 {
m multiplexer.} Port list is taken exactly from
                                                                                  endcase
                                                                                                      default: out = 1'bx;
                                                                                                                             2'bl1: out = i3;
                                                                                                                                                    2'b10: out = i2;
                                                                                                                                                                           2'b01: out = i1;
                                                                                                                                                                                                  2'b00: out = i0;
                                                                                                                                                                                                                        case ({s1, s0})
```

```
end
                                                                                                                                                                                                                                                                                                                                                                                                                                  // I/O ports output [3:0] Q;
                                                                                                                                                                                                                                                                                      always @( posedge clear or negedge clock)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      module counter(Q , clock, clear);
endmodule
                                                                                                                                                                                                                                                                                                                                                reg [3:0] Q;
                                                                                                                                                                                                                                                                                                                                                                                                        input clock, clear;
                                                                                                                                                                                                                                                                                                                                                                            //output defined as register
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  //4-bit Binary counter
                                                                                                                                                                                                                                   if (clear)
                                                                                                                                               else
                                                                                                           Q \leftarrow Q + 1;// Modulo 16 is not necessary because Q is a
                                                                                                                                                                                                Q <= 4'd0; //Nonblocking assignments are recommended
                                                                                // 4-bit value and wraps around.
                                                                                                                                                                    //for creating sequential logic such as flipflops
```

Note:
Turtial value
for vegs is "x"

Finite State Machines

- Mealy

State Diagram (Moore)

A/6) (B/)

initial state: A

State Dragram (Mealy)

0/1 0/1,1/0 M


(witial state: A

. N = 1911820° FSM

specification:

Change the 1st 11 in a subsequence to 6'

tor example FSM output = 00001 0011000 100110111010



always (a) (posed sp clic or reset

if (reset) begin state = zero; else begin state = next-state; out-o; end

> Module moore (out, r, clk, reset); dutput out; regout; imput r, coll, reset;

parameter Zero =0, One1=1, two15=2; 11 State assignments

reg [1:0] state; // State registers reg [1:0] next-state;

always @ (rpp state)

case (state)

zero: begun out=o; if (r) next_state = ones;

else next-state = zero; end

begen out=oi if (ir) next-state = zero; else next-state = Two 15; end

begun out=1; begans; else next state = Zero; end

endcase

endmodule

Mealy Libray rodic In practice CK I But FSM output only is supposed to change at the the state changes nex f state State mem state mem current / 2. Dan 1 robic 1) output output

Carrol of Servo 1/2

always @ (posedge cuk)

if (reset) begin

state = zero;

out = o; end

else begin

state = next_state;

out = next_out

end

end module

next-out = 0; end

module mealy (cik, r, out, reset); input CLK, v, veset; output out; regout; veg state; // state vegister reg next_out; reg next_state; always & @ (r. or state) parameter zero=0; parameter one=1; // if (r) next-state = one; else next-state = zero;

assign.

one; begin

if (v) begin

next-state = one;

else begin

next-state = zero;

end

end

ondease

in the moore FSM we did

parameter ones = \$ 1 twois= 2 , 2ero = 0:

Suppose me did

parameter ones = 3 boot, turals = 3 b100, zero = 3 b010;

Suggest one-hot encoded FSM

Tasks & functions

Subsoutines =>
In Jevilos we have
and
function

Msubr template

float foo (---)

main ()

y=foo (---)

y=foo (---)

) EClared in the module they are used

Table 8-1 Tasks and Functions

Functions	Tasks
A function can enable another function but not another task.	A task can enable other tasks and functions.
Functions always execute in 0 simulation	Tasks may execute in non-zero simulation time.
time.	Tasks may contain delay, event, or timing
Functions must not contain any delay, event,	control statements.
or timing control statements.	•
Functions must have at least one input	Tasks may have zero or more arguments of type input, output, or inout.
input	
Functions always return a single value. They	Tasks do not return with a value, but can pass
,	arguments.