3) numbers

< S17e> (base> < value> b, B (in bits) syntax;

h, t

io

4,01111

for binary strings, there are 4 possibles choices

,2, 'X, ',1, 'P,

0x119, 5

20 6 46 XZ __ 1111 _ L. the following 19 OK:

is supported "hello world"

Identifiers (i.e. variables) naming O can only start with

rules:

1\$1 15 reserved (don't we it)

(underbor)

with identifiers, Verilog 15 Cade Sensitive

variables names that are veserved E) Keywords

e.g. module

module
begin
end
pavametel
include

Note: Keywords are always lower case

Data types

Values: '0', '1', '2'

an intercouncetion between hardwire elements Defu (net type variable)

Keywords used to declare net variables

wand
work
input
coutput

syntax
wire a, y; //a' & y' declared
as net type variables

a variable that can hold avalue Defui (register voriable)

Keywoord: reg

(and BTW so can net variables) 1) can be multiple but valued notes:

Motor a D-FF!!

it means its a

it meens its a variable that can updated with assignment statements

e.g. C=22;

C= 49;

er de

reg reset;
initial
initial
begin
reset = 1'61;
Hoo reset = 1'60;

end

Want an 8-bet but

Least scanificant but notation Wire [7:0] my-bus; mest significant bit but notation

my-budo 1200- Sun fou get

Leng-hu

not to get something you can the purpose of worting a program is Ge mem Der But something you can Simulate ALWays

B = 8 b 110 [[[60] reg [2:0]c; reg [Tio] B; reg A;

1/c=3/b111 C= B[4:2];

veg [0:7] 4; Some textbooks

Declaring memory

reg [7:0] m [4095:0];

bits/Loc. # of Locs

allows you to define constants at compile time siste: code cannot change them parameter (Leyword:

dio dio

parameter byte=8; parameter k4=4095; reg [byte-1:0] sally [124:0];

Supports module re- use Note: Compiler divertice

there are instructions to the compeler (no executable code)

2

#Include < file. h>

in Jevilog

1 include (file.h)

backwards tick mark

9 # define A

parameter A=6, We say

define A 6

in Verlog

wire [A:0]w;

wire ['A:0] W!

template the module te module foo (...) module instance of the objects eveated by instantiation module main (...) the process of eventing an object from a module template endmodule foo (...) ! In verilog Defin (instantiation) (Instance) float foo (int m) main (void) > Y = foo(2); template 2 exempted Speak to 15

Drewing T

Module Instantiation

```
// counter. It instantiates 4 T-flipflops. Interconnections are
                                                                // shown in Section 2.2, 4-bit Ripple Carry Counter.
// Define the top-level module called ripple carry
                                                                                                      module ripple_carry_counter(q, clk, reset);
```

//will be explained later. input clk, reset; //I/O signals will be explained later. output [3:0] q; //I/O signals and vector declarations

//Four instances of the module T_FF are created. Each has a unique //name.Each instance is passed a set of signals. Notice, that //each instance is a copy of the module T_FF.

T_FF tif0(q[0],clk, reset);

T_FF tif1(q[1],q[0], reset);

T_FF tif2(q[2],q[1], reset);

T_FF tif3(q[3],q[2], reset)

endmodule

// Define the module T_FF. It instantiates a D-flipflop. We assumed // that module D-flipflop is defined elsewhere in the design. Refer gure R-4 for interconnections. clk, reset); // to modul

//Declarations to be explained later

input clk, reset; output q; wire d;

not n1(d, q); // not gate is a Verilog primitive. Explained later. D_FF dff0(q, d, clk, reset); // Instantiate D_FF. Call it dff0.

endmodule

To illustrate these hierarchical modeling concepts, let us consider the design of a negative edge-triggered 4-bit ripple carry counter described in Section 2.2, 4-bit Ripple Carry Counter.

2.2 4-bit Ripple Carry Counter




Figure 2-3 Ripple Carry Counter

The ripple carry counter shown in Figure 2-3 is made up of negative edge-triggered toggle flipflops (T_FF) . Each of the T_FFs can be made up from negative edge-triggered D-flipflops (D_FF) and inverters (assuming q_bar output is not available on the D_FF), as shown in Figure 2-4.

		1
reset	q_n	q_{n+1}
1	1	0
1	0	0
0	0	1
0	1	0
0	0	0




Figure 2-4 T-flipflop

Defn (port)

are the interface between a module and its environment



4.2.2 Port Declaration

All ports in the list of ports must be declared in the module. Ports can be declared as follows:

Verilog Keyword	Type of Port		
input	Input port	7	
output	Output port	4	all net variable
inout	Bidirectional port	ζ.	declarations
			accord nons

Each port in the port list is defined as input, output, or inout, based on the direction of the port signal. Thus, for the example of the *fulladd4* in Example 4-2, the port declarations will be as shown in Example 4-3.

Example 4-3 Port Declarations

```
module fulladd4(sum, c_out, a, b, c_in);

//Begin port declarations section
output[3:0] sum;
output c_cout;

input [3:0] a, b;
input c_in;
//End port declarations section
...
<module internals>
...
endmodule
```

Note that all port declarations are implicitly declared as wire in Verilog. Thus, if a port is intended to be a wire, it is sufficient to declare it as output, input, or inout. Input or inout ports are normally declared as wires. However, if output ports hold their value, they must be declared as reg. For example, in the definition of DFF, in Example 2-5, we wanted the output q to retain its value until the next clock edge. The port declarations for DFF will look as shown in Example 4-4.




Figure 4-3 VO Ports for Top and Full Adder

