the usual way of doing assignments is LHS = 12HS;

there are however procedural continuous assignments

ess assign/deassign they overside existing assignments - force/velease two types

coding style and it is recommended that alternative styles be used in Verilog HDL code. The assign and deassign constructs are now considered to be a bad

9.1.2 force and release

```
module stimulus;
...
//instantiate the d-flipflop
edge_dff dff(Q, Qbar, D, CLK, RESET);
...
initial
begin
//these statements force value of 1 on dff.q between time 50 and
//100, regardless of the actual output of the edge_dff.
#50 force dff.q = 1'b1; //force value of q to 1 at time 50.
#50 release dff.q; //release the value of q at time 100.
end
...
endmodule
```

Useful Modeling Techniques

189


you can force/release nets

assign out = a & b & c; // normal assignment initial begen


#50 force out = a (b & c ;

#20 release out;

```
module test_ff; // testbench
 reg CLR, CLK, D;
 wire Q;
 // instantiate device
 dff my_FF(.clr(CLR), .q(Q), .clock(CLK), .d(D));
 initial
       CLR=0;
 initial // define stimuli
    begin
       D=0;
       wait(CLK);
       D=1; // input for 1st clock
       wait(!CLK);
       #4 CLR = 1;
       wait(CLK);
       #1 D=0; // input for 2nd clock
       wait(!CLK)
       #2 CLR=0;
       wait(CLK);
       #1 D=0;
       wait(!CLK);
       wait(CLK);
       D=1;
       wait(!CLK);
       wait(CLK);
       D=1;
    end
    initial
      begin
      #43 force my_FF.Q = 1'b0; // "Q" declared as (net)in this file
       #2 release my_FF.Q;
                                 // "Q" is the flip-flop output
      end
initial
      CLK=0;
        // generate clock signal
always
      #5 CLK= ~CLK;
initial
      #60 $finish;
endmodule
```



```
module test_ff; // testbench
reg CLR, CLK, D;
wire Q;
 // instantiate device
dff my_FF(.clr(CLR), .q(Q), .clock(CLK), .d(D));
initial
       CLR=0;
initial // define stimuli
    begin
       D=0;
       wait(CLK);
       D=1; // input for 1st clock
       wait(!CLK);
       #4 CLR = 1;
       wait(CLK);
       #1 D=0; // input for 2nd clock
       wait(!CLK)
       #2 CLR=0;
       wait(CLK);
       #1 D=0;
       wait(!CLK);
       wait(CLK);
       D=1;
       wait(!CLK);
       wait(CLK);
      D=1;
    end
    initial
      #43 force my_FF.q = 1'b0; // "q" declared as (reg in D FF template
      #2 release my_FF.q;
      end
initial
      CLK=0;
always
        // generate clock signal
      #5 CLK= ~CLK;
initial
      #60 $finish;
endmodule
```



Module instance parameter values

IP (i.e. module) recude the great thing about HD15 15

\$ display (" id-num = 2,d", id-num); parameter id-num= 22; module Hello; initial

end module

(tello # (.id-num(49)) Wz; // connect by name Hello #(49) W1; // pass by position module top; endmodule

// define module with delays

*********** EXYMDEE I *******

timescales in simulation

default time unit is (wouldy) Ins

Syntay: 'timescale time-unit/time-precision

1) volues must be 1, 10, 100 Notes:

2) units cau

S, ms, us, ns, ps, fs (µs)

time-precision sets the round off 3) time-unit sets the delay units units during simulation

0,40

assign #5 A=B; // delay by 5 ns timescale insticops

assign #5 A=B; // delay by 0.5ps timescale 100 ns/1ns

& display, & monitor, \$strobe

e tzsons temp= 7 @ t=20us temp = 3 @ t=10 ms temp = 9 suppose I want

& dislay => printf in verilog & display prints to std out once

& monitor only has to in the code once

& strobe executes only after all assuments in the same time unit have

Example 9-11 Strobing

```
//Strobing
always @(posedge clock)
begin
    a = b;
    c = d;
end

always @(posedge clock)
    $strobe("Displaying a = %b, c = %b", a, c); // display values at posedge
```

veturns an (integer) pointer to file-name > ptr = \$ topen ("my-file") Syntax: & fopen ("file-name"); syntax: \$fclose(file-ptr); \$ selose (ptr); integer ptv; closing a file spening a file

you write to filed

\$ fdisplay (file-ptr, pi, p2, ...);

\$ fmonitor (file-ptr, p1, p2, ...);

reading from a file \$ readment // binary \$ readment // hex

Example 9-14 Initializing Memory

```
module test;

reg [7:0] memory[0:7]; //declare an 8-byte memory
integer i;

initial
begin
   //read memory file init.dat. address locations given in memory
$readmemb("init.dat", memory);
   //display contents of initialized memory
for(i=0; i < 8; i = i + 1)
   $display("Memory [%0d] = %b", i, memory[i]);
end
endmodule</pre>
```

init.dat

```
@002
11111111 01010101
00000000 10101010
@006
1111zzzz 00001111
```

When the test module is simulated, we will get the following output:

```
Memory [0] = xxxxxxxx

Memory [1] = xxxxxxxx

Memory [2] = 11111111

Memory [3] = 01010101

Memory [4] = 00000000

Memory [5] = 10101010

Memory [6] = 1111zzzz

Memory [7] = 00001111
```

expected co "test. vee" contains 010,010,0100,0 010,011,110,0 010,011,110,0 eg. (3-bitadder) ass ume

rea [11:1] Unem[2:1];
// instantiate Adder

adder-3bit FI (A, B, CIN, SUM, cout);

initial.
begun begun ("testivee", Vmem),

for (j=1; j <= 2; j=j+1)

{A, B, CIN, SUM-EX, cout-EX} = V mem[j];

\$ display (" unsmatch vector 72d", 1f ((sum!== sum-ex) || (cout!== cout-ex))

VAEA [5]);

end

Value change Dump (VCD) files

Verylog equivalent of a source level debugger

postprocessing design automation an ASCII file that stores timestamped signed changes. It is used by +0065 Defin (VCD file)




Figure 9-1 Debugging and Analysis of Simulation with VCD file

```
//stop the dump process after 100,000 time units
                                                                                                                                                                                                                                                                                                                                                                    $dumpvars(2, top.ml);//dump up to2levels of hierarchy below top.ml
initial
                                                                        $dumpfile("myfile.dmp"); //Simulation info dumped to myfile.dmp
                                                                                                                                                                                                                                                                       // framber 1 indicates levels of hierarchy. Dump one
//hierarchy level below top,i.e.,dump variables in top,
                                                                                                                                                                                                                                                                                                                                                                                                                             $dumpyars(0, top.ml);//Number 0 means dump the entire hierarchy
                                                                                                                                                                                                                                                                                                                        //but not signals in modules instantiated by top.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        //Create a checkpoint. Dump current value of all VCD variables
                                                                                                                                                                                                                                $dumpwars(1, top); //dump variables in module instance top.
                                                                                                                                                                      $dumpvars; //no arguments, dump all signals in the design initial
//specify name of VCD file. Otherwise, default name is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         //start the dump process.
                                                                                                                                                                                                                                                                                                                                                                                                                                                            // below top.ml
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 //Start and stop dump process
                            //assigned by the simulator.
                                                                                                                                   //Dump signals in a module
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   #100000 $dumpoff;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       $dumball;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  $dumpon;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             initial
                                                                                                                                                                                                                                                                                                                                                             initial
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               initial
                                                                                                                                                              initial
                                                        initial
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end
```

example 9-15

ラノ

other UCD File system teaks

L decimal # 14 bytes \$ dumplimet (size);

2) \$dumprazs (0, \$191, sig2,..., sight); which signals get stoved in VCD file

store variable (or signed) "elt" from module "div" &dumprais (0, div.c.);

Sat May 10 16:06:36 2003 \$end \$version VeriLogger 9.0g \$end \$timescale 1 ps \$end

sdate

enddefinitions Sdumpvars

10000

115000

#20000 01 #22000 0# #25000 11 0\$ #30000

1.1 #40000 0.1

#43000 1# #45000

1\$ #50000 01 #55000

test.Clk test.Clr test.D test.Q

empours (0, test) #50000 01 0' #55000 11 43000 #45000 testbeneh instantiated test.Clr test.Clk test.D Sat May 10 16:02:30 2003 \$end \$version Verilogger 9.0g \$var reg 1 # \$var veg 5 \$var wire 5 \$var wire 5 \$var wire 6 \$var wire 6 \$var veg 5 \$var reg 7 \$var \$enddefinitions \$dumpvars \$upscope \$end \$timescale

\$date

\$end

20ns

115000

test.Q