ECE 351 HW #5

1)	Briefly explain what "latch inference" means.
2)	What are two ways latch inference occurs. How can you prevent it from occurring?
3)	What is a synthesis directive?
4)	It is recommended that module outputs be registered. Why?