

Instruction templates

16-bit instruction template

op ₁₆	15	7	6	2	1	0
	<i>operand</i> _[8:0]			<i>opcode</i> _[4:0]	<i>sz</i> _[1:0]	

32-bit instruction template

op ₃₂	15	7	6	2	1	0
	<i>operand</i> _[8:0]			<i>opcode</i> _[4:0]	<i>sz</i> _[1:0]	
	<i>operand</i> _[17:9]			<i>opcode</i> _[9:5]	<i>sz</i> _[3:2]	

64-bit instruction template

op ₆₄	15	7	6	2	1	0
	<i>operand</i> _[8:0]			<i>opcode</i> _[4:0]	<i>sz</i> _[1:0]	
	<i>operand</i> _[17:9]			<i>opcode</i> _[9:5]	<i>sz</i> _[3:2]	
	<i>operand</i> _[26:18]			<i>opcode</i> _[14:10]	<i>sz</i> _[5:4]	
	<i>operand</i> _[35:27]			<i>opcode</i> _[19:15]	<i>sz</i> _[7:6]	

128-bit instruction template

op ₁₂₈	15	7	6	2	1	0
	<i>operand</i> _[8:0]			<i>opcode</i> _[4:0]	<i>sz</i> _[1:0]	
	<i>operand</i> _[17:9]			<i>opcode</i> _[9:5]	<i>sz</i> _[3:2]	
	<i>operand</i> _[26:18]			<i>opcode</i> _[14:10]	<i>sz</i> _[5:4]	
	<i>operand</i> _[35:27]			<i>opcode</i> _[19:15]	<i>sz</i> _[7:6]	
	<i>operand</i> _[44:36]			<i>opcode</i> _[24:20]	<i>sz</i> _[9:8]	
	<i>operand</i> _[53:45]			<i>opcode</i> _[29:25]	<i>sz</i> _[11:10]	
	<i>operand</i> _[62:54]			<i>opcode</i> _[34:30]	<i>sz</i> _[13:12]	
	<i>operand</i> _[71:63]			<i>opcode</i> _[39:35]	<i>sz</i> _[15:14]	

16-bit instruction formats

one operand with immediate

op1ri ₁₆ # op ra, imm	15	13	12	7	6	2	1	0
	<i>ra</i> _[2:0]		<i>imm</i> _[5:0]		<i>opcode</i> _[4:0]		00	

two operand with immediate

op2ri ₁₆ # op ra, rb, imm	15	13	12	10	9	7	6	2	1	0
	<i>ra</i> _[2:0]		<i>rb</i> _[2:0]		<i>imm</i> _[2:0]		<i>opcode</i> _[4:0]		00	

three operand

op3r ₁₆ # op ra, rb, rc	15	13	12	10	9	7	6	2	1	0
	<i>ra</i> _[2:0]		<i>rb</i> _[2:0]		<i>rc</i> _[2:0]		<i>opcode</i> _[4:0]		00	

32-bit instruction formats

one operand with immediate

op1ri ₃₂ # op ra, imm	15	13	12	7	6	2	1	0
	<i>ra</i> _[2:0]		<i>imm</i> _[5:0]		<i>opcode</i> _[4:0]		01	
	<i>ra</i> _[5:3]		<i>imm</i> _[11:6]		<i>opcode</i> _[9:5]		11	

two operand with immediate

op2ri ₃₂ # op ra, rb, imm	15	13	12	10	9	7	6	2	1	0
	<i>ra</i> _[2:0]		<i>rb</i> _[2:0]		<i>imm</i> _[2:0]		<i>opcode</i> _[4:0]		01	
	<i>ra</i> _[5:3]		<i>rb</i> _[5:3]		<i>imm</i> _[5:3]		<i>opcode</i> _[9:5]		11	

three operand

op3r ₃₂ # op ra, rb, rc	15	13	12	10	9	7	6	2	1	0
	<i>rc</i> _[2:0]		<i>rb</i> _[2:0]		<i>ra</i> _[2:0]		<i>opcode</i> _[4:0]		01	
	<i>rc</i> _[5:3]		<i>rb</i> _[5:3]		<i>ra</i> _[5:3]		<i>opcode</i> _[9:5]		11	

64-bit instruction formats

one operand with immediate

op1ri_64 # op ra, imm

15	13	12	7	6	2	1	0
$ra_{[2:0]}$		$imm_{[5:0]}$			$opcode_{[4:0]}$		10
$ra_{[5:3]}$		$imm_{[11:6]}$			$opcode_{[9:5]}$		11
$ra_{[8:6]}$		$imm_{[17:12]}$			$opcode_{[14:10]}$		11
$ra_{[11:9]}$		$imm_{[23:18]}$			$opcode_{[19:15]}$		11

two operand with immediate

op2ri_64 # op ra, rb, imm

15	13	12	10	9	7	6	2	1	0
$ra_{[2:0]}$		$rb_{[2:0]}$		$imm_{[2:0]}$		$opcode_{[4:0]}$		10	
$ra_{[5:3]}$		$rb_{[5:3]}$		$imm_{[5:3]}$		$opcode_{[9:5]}$		11	
$ra_{[8:6]}$		$rb_{[8:6]}$		$imm_{[8:6]}$		$opcode_{[14:10]}$		11	
$ra_{[11:9]}$		$rb_{[11:9]}$		$imm_{[11:9]}$		$opcode_{[19:15]}$		11	

three operand

op3r_64 # op ra, rb, rc

15	13	12	10	9	7	6	2	1	0
$rc_{[2:0]}$		$rb_{[2:0]}$		$ra_{[2:0]}$		$opcode_{[4:0]}$		10	
$rc_{[5:3]}$		$rb_{[5:3]}$		$ra_{[5:3]}$		$opcode_{[9:5]}$		11	
$rc_{[8:6]}$		$rb_{[8:6]}$		$ra_{[8:6]}$		$opcode_{[14:10]}$		11	
$rc_{[11:9]}$		$rb_{[11:9]}$		$ra_{[11:9]}$		$opcode_{[19:15]}$		11	

128-bit instruction formats

one operand with immediate

op1ri_128 # op ra, imm

15	13	12	7	6	2	1	0
$ra_{[2:0]}$		$imm_{[5:0]}$			$opcode_{[4:0]}$		11
$ra_{[5:3]}$		$imm_{[11:6]}$			$opcode_{[9:5]}$		11
$ra_{[8:6]}$		$imm_{[17:12]}$			$opcode_{[14:10]}$		11
$ra_{[11:9]}$		$imm_{[23:18]}$			$opcode_{[19:15]}$		11
$ra_{[14:12]}$		$imm_{[29:24]}$			$opcode_{[24:20]}$		11
$ra_{[17:15]}$		$imm_{[35:30]}$			$opcode_{[29:25]}$		11
$ra_{[20:18]}$		$imm_{[41:36]}$			$opcode_{[34:30]}$		11
$ra_{[23:21]}$		$imm_{[47:42]}$			$opcode_{[39:35]}$		11

two operand with immediate

op2ri_128 # op ra, rb, imm

15	13	12	10	9	7	6	2	1	0
$ra_{[2:0]}$		$rb_{[2:0]}$		$imm_{[2:0]}$		$opcode_{[4:0]}$		11	
$ra_{[5:3]}$		$rb_{[5:3]}$		$imm_{[5:3]}$		$opcode_{[9:5]}$		11	
$ra_{[8:6]}$		$rb_{[8:6]}$		$imm_{[8:6]}$		$opcode_{[14:10]}$		11	
$ra_{[11:9]}$		$rb_{[11:9]}$		$imm_{[11:9]}$		$opcode_{[19:15]}$		11	
$ra_{[14:12]}$		$rb_{[14:12]}$		$imm_{[14:12]}$		$opcode_{[24:20]}$		11	
$ra_{[17:15]}$		$rb_{[17:15]}$		$imm_{[17:15]}$		$opcode_{[29:25]}$		11	
$ra_{[20:18]}$		$rb_{[20:18]}$		$imm_{[20:18]}$		$opcode_{[34:30]}$		11	
$ra_{[23:21]}$		$rb_{[23:21]}$		$imm_{[23:21]}$		$opcode_{[39:35]}$		11	

three operand

op3r_128 # op ra, rb, rc

15	13	12	10	9	7	6	2	1	0
$rc_{[2:0]}$		$rb_{[2:0]}$		$ra_{[2:0]}$		$opcode_{[4:0]}$		11	
$rc_{[5:3]}$		$rb_{[5:3]}$		$ra_{[5:3]}$		$opcode_{[9:5]}$		11	
$rc_{[8:6]}$		$rb_{[8:6]}$		$ra_{[8:6]}$		$opcode_{[14:10]}$		11	
$rc_{[11:9]}$		$rb_{[11:9]}$		$ra_{[11:9]}$		$opcode_{[19:15]}$		11	
$rc_{[14:12]}$		$rb_{[14:12]}$		$ra_{[14:12]}$		$opcode_{[24:20]}$		11	
$rc_{[17:15]}$		$rb_{[17:15]}$		$ra_{[17:15]}$		$opcode_{[29:25]}$		11	
$rc_{[20:18]}$		$rb_{[20:18]}$		$ra_{[20:18]}$		$opcode_{[34:30]}$		11	
$rc_{[23:21]}$		$rb_{[23:21]}$		$ra_{[23:21]}$		$opcode_{[39:35]}$		11	