

## Instruction templates

### 16-bit instruction template

op_16	15	7	6	2	1	0
	<i>operand</i> <sub>[8:0]</sub>			<i>opcode</i> <sub>[4:0]</sub>	<i>sz</i> <sub>[1:0]</sub>	

### 32-bit instruction template

op_32	15	7	6	2	1	0
	<i>operand</i> <sub>[8:0]</sub>			<i>opcode</i> <sub>[4:0]</sub>	<i>sz</i> <sub>[1:0]</sub>	
	<i>operand</i> <sub>[17:9]</sub>			<i>opcode</i> <sub>[9:5]</sub>	<i>sz</i> <sub>[3:2]</sub>	

### 64-bit instruction template

op_64	15	7	6	2	1	0
	<i>operand</i> <sub>[8:0]</sub>			<i>opcode</i> <sub>[4:0]</sub>	<i>sz</i> <sub>[1:0]</sub>	
	<i>operand</i> <sub>[17:9]</sub>			<i>opcode</i> <sub>[9:5]</sub>	<i>sz</i> <sub>[3:2]</sub>	
	<i>operand</i> <sub>[26:18]</sub>			<i>opcode</i> <sub>[14:10]</sub>	<i>sz</i> <sub>[5:4]</sub>	
	<i>operand</i> <sub>[35:27]</sub>			<i>opcode</i> <sub>[19:15]</sub>	<i>sz</i> <sub>[7:6]</sub>	

### 128-bit instruction template

op_128	15	7	6	2	1	0
	<i>operand</i> <sub>[8:0]</sub>			<i>opcode</i> <sub>[4:0]</sub>	<i>sz</i> <sub>[1:0]</sub>	
	<i>operand</i> <sub>[17:9]</sub>			<i>opcode</i> <sub>[9:5]</sub>	<i>sz</i> <sub>[3:2]</sub>	
	<i>operand</i> <sub>[26:18]</sub>			<i>opcode</i> <sub>[14:10]</sub>	<i>sz</i> <sub>[5:4]</sub>	
	<i>operand</i> <sub>[35:27]</sub>			<i>opcode</i> <sub>[19:15]</sub>	<i>sz</i> <sub>[7:6]</sub>	
	<i>operand</i> <sub>[44:36]</sub>			<i>opcode</i> <sub>[24:20]</sub>	<i>sz</i> <sub>[9:8]</sub>	
	<i>operand</i> <sub>[53:45]</sub>			<i>opcode</i> <sub>[29:25]</sub>	<i>sz</i> <sub>[11:10]</sub>	
	<i>operand</i> <sub>[62:54]</sub>			<i>opcode</i> <sub>[34:30]</sub>	<i>sz</i> <sub>[13:12]</sub>	
	<i>operand</i> <sub>[71:63]</sub>			<i>opcode</i> <sub>[39:35]</sub>	<i>sz</i> <sub>[15:14]</sub>	

## 16-bit instruction formats

### one operand with immediate

op1ri_16 # op rc, imm	15	13	12	7	6	2	1	0
	<i>rc</i> <sub>[2:0]</sub>		<i>imm</i> <sub>[5:0]</sub>			<i>opcode</i> <sub>[4:0]</sub>	<b>00</b>	

### two operand with immediate

op2ri_16 # op rc, rb, imm	15	13	12	10	9	7	6	2	1	0
	<i>rc</i> <sub>[2:0]</sub>		<i>rb</i> <sub>[2:0]</sub>		<i>imm</i> <sub>[2:0]</sub>		<i>opcode</i> <sub>[4:0]</sub>	<b>00</b>		

### three operand

op3r_16 # op rc, rb, ra	15	13	12	10	9	7	6	2	1	0
	<i>rc</i> <sub>[2:0]</sub>		<i>rb</i> <sub>[2:0]</sub>		<i>ra</i> <sub>[2:0]</sub>		<i>opcode</i> <sub>[4:0]</sub>	<b>00</b>		

## 32-bit instruction formats

### one operand with immediate

op1ri.32 # op rc, imm	15	13	12	7	6	2	1	0
	<i>rc</i> <sub>[2:0]</sub>		<i>imm</i> <sub>[5:0]</sub>		<i>opcode</i> <sub>[4:0]</sub>		<b>01</b>	
	<i>rc</i> <sub>[5:3]</sub>		<i>imm</i> <sub>[11:6]</sub>		<i>opcode</i> <sub>[9:5]</sub>		<b>11</b>	

### two operand with immediate

op2ri_32 # op rc, rb, imm	15	13	12	10	9	7	6	2	1	0
	<i>rc</i> <sub>[2:0]</sub>		<i>rb</i> <sub>[2:0]</sub>		<i>imm</i> <sub>[2:0]</sub>		<i>opcode</i> <sub>[4:0]</sub>	<b>01</b>		
	<i>rc</i> <sub>[5:3]</sub>		<i>rb</i> <sub>[5:3]</sub>		<i>imm</i> <sub>[5:3]</sub>		<i>opcode</i> <sub>[9:5]</sub>	<b>11</b>		

### three operand

op3r_32 # op rc, rb, ra	15	13	12	10	9	7	6	2	1	0
	<i>rc</i> <sub>[2:0]</sub>		<i>rb</i> <sub>[2:0]</sub>		<i>ra</i> <sub>[2:0]</sub>		<i>opcode</i> <sub>[4:0]</sub>	<b>01</b>		
	<i>rc</i> <sub>[5:3]</sub>		<i>rb</i> <sub>[5:3]</sub>		<i>ra</i> <sub>[5:3]</sub>		<i>opcode</i> <sub>[9:5]</sub>	<b>11</b>		

## 64-bit instruction formats

### one operand with immediate

op1ri\_64 # op rc, imm

15	13	12	7	6	2	1	0
$rc_{[2:0]}$		$imm_{[5:0]}$			$opcode_{[4:0]}$		<b>10</b>
$rc_{[5:3]}$		$imm_{[11:6]}$			$opcode_{[9:5]}$		<b>11</b>
$rc_{[8:6]}$		$imm_{[17:12]}$			$opcode_{[14:10]}$		<b>11</b>
$rc_{[11:9]}$		$imm_{[23:18]}$			$opcode_{[19:15]}$		<b>11</b>

### two operand with immediate

op2ri\_64 # op rc, rb, imm

15	13	12	10	9	7	6	2	1	0
$rc_{[2:0]}$		$rb_{[2:0]}$		$imm_{[2:0]}$		$opcode_{[4:0]}$		<b>10</b>	
$rc_{[5:3]}$		$rb_{[5:3]}$		$imm_{[5:3]}$		$opcode_{[9:5]}$		<b>11</b>	
$rc_{[8:6]}$		$rb_{[8:6]}$		$imm_{[8:6]}$		$opcode_{[14:10]}$		<b>11</b>	
$rc_{[11:9]}$		$rb_{[11:9]}$		$imm_{[11:9]}$		$opcode_{[19:15]}$		<b>11</b>	

### three operand

op3r\_64 # op rc, rb, ra

15	13	12	10	9	7	6	2	1	0
$rc_{[2:0]}$		$rb_{[2:0]}$		$ra_{[2:0]}$		$opcode_{[4:0]}$		<b>10</b>	
$rc_{[5:3]}$		$rb_{[5:3]}$		$ra_{[5:3]}$		$opcode_{[9:5]}$		<b>11</b>	
$rc_{[8:6]}$		$rb_{[8:6]}$		$ra_{[8:6]}$		$opcode_{[14:10]}$		<b>11</b>	
$rc_{[11:9]}$		$rb_{[11:9]}$		$ra_{[11:9]}$		$opcode_{[19:15]}$		<b>11</b>	

## 128-bit instruction formats

### one operand with immediate

op1ri\_128 # op ra, imm

15	13	12	7	6	2	1	0
$rc_{[2:0]}$		$imm_{[5:0]}$			$opcode_{[4:0]}$		<b>11</b>
$rc_{[5:3]}$		$imm_{[11:6]}$			$opcode_{[9:5]}$		<b>11</b>
$rc_{[8:6]}$		$imm_{[17:12]}$			$opcode_{[14:10]}$		<b>11</b>
$rc_{[11:9]}$		$imm_{[23:18]}$			$opcode_{[19:15]}$		<b>11</b>
$rc_{[14:12]}$		$imm_{[29:24]}$			$opcode_{[24:20]}$		<b>11</b>
$rc_{[17:15]}$		$imm_{[35:30]}$			$opcode_{[29:25]}$		<b>11</b>
$rc_{[20:18]}$		$imm_{[41:36]}$			$opcode_{[34:30]}$		<b>11</b>
$rc_{[23:21]}$		$imm_{[47:42]}$			$opcode_{[39:35]}$		<b>11</b>

### two operand with immediate

op2ri\_128 # op ra, rb, imm

15	13	12	10	9	7	6	2	1	0
$rc_{[2:0]}$		$rb_{[2:0]}$		$imm_{[2:0]}$		$opcode_{[4:0]}$		<b>11</b>	
$rc_{[5:3]}$		$rb_{[5:3]}$		$imm_{[5:3]}$		$opcode_{[9:5]}$		<b>11</b>	
$rc_{[8:6]}$		$rb_{[8:6]}$		$imm_{[8:6]}$		$opcode_{[14:10]}$		<b>11</b>	
$rc_{[11:9]}$		$rb_{[11:9]}$		$imm_{[11:9]}$		$opcode_{[19:15]}$		<b>11</b>	
$rc_{[14:12]}$		$rb_{[14:12]}$		$imm_{[14:12]}$		$opcode_{[24:20]}$		<b>11</b>	
$rc_{[17:15]}$		$rb_{[17:15]}$		$imm_{[17:15]}$		$opcode_{[29:25]}$		<b>11</b>	
$rc_{[20:18]}$		$rb_{[20:18]}$		$imm_{[20:18]}$		$opcode_{[34:30]}$		<b>11</b>	
$rc_{[23:21]}$		$rb_{[23:21]}$		$imm_{[23:21]}$		$opcode_{[39:35]}$		<b>11</b>	

### three operand

op3r\_128 # op ra, rb, rc

15	13	12	10	9	7	6	2	1	0
$rc_{[2:0]}$		$rb_{[2:0]}$		$ra_{[2:0]}$		$opcode_{[4:0]}$		<b>11</b>	
$rc_{[5:3]}$		$rb_{[5:3]}$		$ra_{[5:3]}$		$opcode_{[9:5]}$		<b>11</b>	
$rc_{[8:6]}$		$rb_{[8:6]}$		$ra_{[8:6]}$		$opcode_{[14:10]}$		<b>11</b>	
$rc_{[11:9]}$		$rb_{[11:9]}$		$ra_{[11:9]}$		$opcode_{[19:15]}$		<b>11</b>	
$rc_{[14:12]}$		$rb_{[14:12]}$		$ra_{[14:12]}$		$opcode_{[24:20]}$		<b>11</b>	
$rc_{[17:15]}$		$rb_{[17:15]}$		$ra_{[17:15]}$		$opcode_{[29:25]}$		<b>11</b>	
$rc_{[20:18]}$		$rb_{[20:18]}$		$ra_{[20:18]}$		$opcode_{[34:30]}$		<b>11</b>	
$rc_{[23:21]}$		$rb_{[23:21]}$		$ra_{[23:21]}$		$opcode_{[39:35]}$		<b>11</b>	