# Instruction templates

#### 16-bit instruction template

 $\overline{operand}_{[8:0]}$  $opcode_{[4:0]}$  $sz_{[1:0]}$ 

 $\it 32-bit\ instruction\ template$ 

0  $operand_{[8:0]}$  $opcode_{[4:0]}$  $sz_{[1:0]}$  $operand_{[17:9]}$  $opcode_{[9:5]}$  $sz_{[3:2]}$ 

 $64\text{-}bit\ instruction\ template$ 

0  $operand_{[8:0]}$  $opcode_{[4:0]}$  $sz_{[1:0]}$  $operand_{[17:9]}$  $opcode_{[9:5]}$  $sz_{[3:2]}$  $operand_{\lceil 26:18 \rceil}$  $sz_{[5:4]}$  $opcode_{[14:10]}$  $operand_{[35:27]}$  $opcode_{[19:15]}$  $sz_{[7:6]}$ 

 $128 ext{-}bit\ instruction\ template}$ 

15 7	6 2	1 0
$operand_{[8:0]}$	$opcode_{[4:0]}$	$sz_{[1:0]}$
$operand_{[17:9]}$	$opcode_{[9:5]}$	$sz_{[3:2]}$
$operand_{[26:18]}$	$opcode_{[14:10]}$	$sz_{[5:4]}$
$operand_{[35:27]}$	$opcode_{[19:15]}$	$sz_{[7:6]}$
$operand_{[44:36]}$	$opcode_{[24:20]}$	$sz_{[9:8]}$
$operand_{[53:45]}$	$opcode_{[29:25]}$	$sz_{[11:10]}$
$operand_{[62:54]}$	$opcode_{[34:30]}$	$sz_{[13:12]}$
$operand_{[71:63]}$	$opcode_{[39:35]}$	$sz_{[15:14]}$

#### 16-bit instruction formats

one operand with immediate

 $\overline{im}m_{[5:0]}$  $ra_{[2:0]}$  $\overline{opcode}_{[4:0]}$ 00

two operand with immediate

0  $rb_{[2:0]}$  $imm_{[2:0]}$  $opcode_{[4:0]}$ 00

 $three\ operand$ 

0  $rb_{[2:0]}$  $rc_{[2:0]}$  $opcode_{[4:0]}$ 

# 32-bit instruction formats

 $one\ operand\ with\ immediate$ 

0  $imm_{[5:0]}$  $opcode_{[4:0]}$  $ra_{[2:0]}$  $\mathbf{01}$  $ra_{[5:3]}$  $imm_{[11:6]}$  $opcode_{[9:5]}$ 11

 $two\ operand\ with\ immediate$ 

10 | 9 0 15  $rb_{[2:0]}$  $opcode_{[4:0]}$  $imm_{[2:0]}$ 01  $ra_{[5:3]}$  $imm_{[5:3]}$  $opcode_{[9:5]}$  $rb_{[5:3]}$ 11

 $three\ operand$ 

0  $rc_{[2:0]}$  $rb_{[2:0]}$  $ra_{[2:0]}$  $opcode_{[4:0]}$ 01  $rc_{[5:3]}$  $rb_{[5:3]}$  $ra_{[5:3]}$  $opcode_{[9:5]}$ 11

op\_16

op\_32

op\_64

op\_128

op1ri\_16 # op ra, imm

op2ri\_16 # op ra, rb, imm

op3r\_16 # op ra, rb, rc

op1ri\_32 # op ra, imm

op2ri\_32 # op ra, rb, imm

op3r\_32 # op ra, rb, rc

# 64-bit instruction formats

#### one operand with immediate

op1ri\_64 # op ra, imm

15 13	12 7	6 2	1 0
$ra_{[2:0]}$	$imm_{[5:0]}$	$opcode_{[4:0]}$	10
$ra_{[5:3]}$	$imm_{[11:6]}$	$opcode_{[9:5]}$	11
$ra_{[8:6]}$	$imm_{[17:12]}$	$opcode_{[14:10]}$	11
$ra_{[11:9]}$	$imm_{[23:18]}$	$opcode_{[19:15]}$	11

#### $two\ operand\ with\ immediate$

op $2ri_64$  # op ra, rb, imm

15	13	12	10	9	7	6		2	1	0
$ra_{[1]}$	2:0]	$rb_{[2}$	:0]	imm	[2:0]	op	$code_{[4:0]}$		1	0
$ra_{[!]}$	5:3]	$rb_{[5}$	:3]	imm	[5:3]	op	$code_{[9:5]}$		1	1
$ra_{[8]}$	8:6]	$rb_{[8}$	:6]	imm	[8:6]	opc	$code_{[14:10]}$		1	1
$ra_{[1}$	1:9]	$rb_{[1]}$	1:9]	$imm_{[}$	11:9]	opc	$code_{[19:15]}$		1	1

### $three\ operand$

 $op3r_64 # op ra, rb, rc$ 

15 13	12 10	9 7	6 2	1 0
$rc_{[2:0]}$	$rb_{[2:0]}$	$ra_{[2:0]}$	$opcode_{[4:0]}$	10
$rc_{[5:3]}$	$rb_{[5:3]}$	$ra_{[5:3]}$	$opcode_{[9:5]}$	11
$rc_{[8:6]}$	$rb_{[8:6]}$	$ra_{[8:6]}$	$opcode_{[14:10]}$	11
$rc_{[11:9]}$	$rb_{[11:9]}$	$ra_{[11:9]}$	$opcode_{[19:15]}$	11

### 128-bit instruction formats

### $one\ operand\ with\ immediate$

op1ri\_128 # op ra, imm

L	15 13	12	7	6 2	1 0
	$ra_{[2:0]}$	$imm_{[5:0]}$		$opcode_{[4:0]}$	11
	$ra_{[5:3]}$	$imm_{[11:6]}$		$opcode_{[9:5]}$	11
	$ra_{[8:6]}$	$imm_{[17:12]}$		$opcode_{[14:10]}$	11
	$ra_{[11:9]}$	$imm_{[23:18]}$		$opcode_{[19:15]}$	11
	$ra_{[14:12]}$	$imm_{[29:24]}$		$opcode_{[24:20]}$	11
	$ra_{[17:15]}$	$imm_{[35:30]}$		$opcode_{[29:25]}$	11
	$ra_{[20:18]}$	$imm_{[41:36]}$		$opcode_{[34:30]}$	11
	$ra_{[23:21]}$	$imm_{[47:42]}$		$opcode_{[39:35]}$	11

# $two\ operand\ with\ immediate$

op2ri\_128 # op ra, rb, imm

15	13	12	10	9	7	6		2	1	0
$r\epsilon$	[2:0]	$rb_{[2}$	:0]	imm	$a_{[2:0]}$	op	$code_{[4:0]}$		1	1
$r\epsilon$	<sup>1</sup> [5:3]	$rb_{[5}$	:3]	imm	$l_{[5:3]}$	op	$code_{[9:5]}$		1	1
$r\epsilon$	[8:6]	$rb_{[8}$	:6]	imm	<sup>1</sup> [8:6]	opc	$code_{[14:10]}$		1	1
ra	[11:9]	$rb_{[1]}$	1:9]	imm	[11:9]	opc	$code_{[19:15]}$		1	1
ra[	14:12]	$rb_{[14}$	:12]	$imm_{[}$	14:12]	opc	$code_{[24:20]}$		1	1
ra[	17:15]	$rb_{[17}$	:15]	$imm_{[}$	[17:15]	opc	$code_{[29:25]}$		1	1
$ra_{[}$	20:18]	$rb_{[20}$	:18]	$imm_{[}$	20:18]	opc	$code_{[34:30]}$		1	1
$ra_{[}$	23:21]	$rb_{[23}$	:21]	imm	23:21]	opc	$code_{[39:35]}$		1	1

## $three\ operand$

op3r\_128 # op ra, rb, rc

15 13	12 10	9 7	6 2	1 0
$rc_{[2:0]}$	$rb_{[2:0]}$	$ra_{[2:0]}$	$opcode_{[4:0]}$	11
$rc_{[5:3]}$	$rb_{[5:3]}$	$ra_{[5:3]}$	$opcode_{[9:5]}$	11
$rc_{[8:6]}$	$rb_{[8:6]}$	$ra_{[8:6]}$	$opcode_{[14:10]}$	11
$rc_{[11:9]}$	$rb_{[11:9]}$	$ra_{[11:9]}$	$opcode_{[19:15]}$	11
$rc_{[14:12]}$	$rb_{[14:12]}$	$ra_{[14:12]}$	$opcode_{[24:20]}$	11
$rc_{[17:15]}$	$rb_{[17:15]}$	$ra_{[17:15]}$	$opcode_{[29:25]}$	11
$rc_{[20:18]}$	$rb_{[20:18]}$	$ra_{[20:18]}$	$opcode_{[34:30]}$	11
$rc_{[23:21]}$	$rb_{[23:21]}$	$ra_{[23:21]}$	$opcode_{[39:35]}$	11