RM0390 Interrupts and events

10 Interrupts and events

10.1 Nested vectored interrupt controller (NVIC)

10.1.1 NVIC features

The nested vector interrupt controller NVIC includes the following features:

- 96 maskable interrupt channels (not including the 16 interrupt lines of Cortex[®]-M4 with FPU)
- 16 programmable priority levels (4 bits of interrupt priority are used)
- low-latency exception and interrupt handling
- power management control
- implementation of system control registers

The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts.

All interrupts including the core exceptions are managed by the NVIC. For more information on exceptions and NVIC programming, refer to programming manual PM0214.

10.1.2 SysTick calibration value register

The SysTick calibration value is fixed to 18750, which gives a reference time base of 1 ms with the SysTick clock set to 18.75 MHz (HCLK/8, with HCLK set to 150 MHz).

10.1.3 Interrupt and exception vectors

See Table 38 for the vector table.

10.2 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of up to 23 edge detectors for generating event/interrupt requests. Each input line can be independently configured to select the type (interrupt or event) and the corresponding trigger event (rising or falling or both). Each line can also masked independently. A pending register maintains the status line of the interrupt requests.

Table 38. Vector table for STM32F446xx

Position	Priority	Type of priority	Acronym	Description	Address
-	-	-	-	Reserved	0x0000 0000
-	-3	fixed	Reset	Reset	0x0000 0004
-	-2	fixed	NMI	Non maskable interrupt, Clock Security System	0x0000 00008
-	-1	fixed	HardFault	All class of fault	0x0000 000C
-	0	settable	MemManage	Memory management	0x0000 0010

Interrupts and events RM0390

Table 38. Vector table for STM32F446xx (continued)

Position	Priority	Type of priority	Acronym	Description	Address
-	1	settable	BusFault	Pre-fetch fault, memory access fault	0x0000 0014
-	2	settable	UsageFault	Undefined instruction or illegal state	0x0000 0018
-	-	-	-	Reserved	0x0000 001C - 0x0000 002B
-	3	settable	SVCall	System Service call via SWI instruction	0x0000 002C
-	4	settable	Debug Monitor	Debug Monitor	0x0000 0030
-	-	-	-	Reserved	0x0000 0034
-	5	settable	PendSV	Pendable request for system service	0x0000 0038
-	6	settable	Systick	System tick timer	0x0000 003C
0	7	settable	WWDG	Window Watchdog interrupt	0x0000 0040
1	8	settable	PVD	PVD through EXTI line detection interrupt	0x0000 0044
2	9	settable	TAMP_STAMP	Tamper and TimeStamp interrupts through the EXTI line	0x0000 0048
3	10	settable	RTC_WKUP	RTC Wakeup interrupt through the EXTI line	0x0000 004C
4	11	settable	FLASH	Flash global interrupt	0x0000 0050
5	12	settable	RCC	RCC global interrupt	0x0000 0054
6	13	settable	EXTI0	EXTI Line0 interrupt	0x0000 0058
7	14	settable	EXTI1	EXTI Line1 interrupt	0x0000 005C
8	15	settable	EXTI2	EXTI Line2 interrupt	0x0000 0060
9	16	settable	EXTI3	EXTI Line3 interrupt	0x0000 0064
10	17	settable	EXTI4	EXTI Line4 interrupt	0x0000 0068
11	18	settable	DMA1_Stream0	DMA1 Stream0 global interrupt	0x0000 006C
12	19	settable	DMA1_Stream1	DMA1 Stream1 global interrupt	0x0000 0070
13	20	settable	DMA1_Stream2	DMA1 Stream2 global interrupt	0x0000 0074
14	21	settable	DMA1_Stream3	DMA1 Stream3 global interrupt	0x0000 0078
15	22	settable	DMA1_Stream4	DMA1 Stream4 global interrupt	0x0000 007C
16	23	settable	DMA1_Stream5	DMA1 Stream5 global interrupt	0x0000 0080
17	24	settable	DMA1_Stream6	DMA1 Stream6 global interrupt	0x0000 0084
18	25	settable	ADC	ADC1, ADC2 and ADC3 global interrupts	0x0000 0088
19	26	settable	CAN1_TX	CAN1 TX interrupts	0x0000 008C
20	27	settable	CAN1_RX0	CAN1 RX0 interrupts	0x0000 0090
21	28	settable	CAN1_RX1	CAN1 RX1 interrupt	0x0000 0094
22	29	settable	CAN1_SCE	CAN1 SCE interrupt	0x0000 0098
23	30	settable	EXTI9_5	EXTI Line[9:5] interrupts	0x0000 009C

240/1347 RM0390 Rev 6

Table 38. Vector table for STM32F446xx (continued)

§ 2 by 6 by 6 by 6 by 7 by 6 by 6 by 6 by 6		Table 30. Vector table for 31W32F440XX (continued)					
24 31 Settable TIMI_UP_TIM10 TIM1 Update interrupt 0x0000 00A0 25 32 Settable TIM1_UP_TIM10 TIM1 Update interrupt 0x0000 00A0 26 33 Settable TIM1_TRG_COM_TIM11 TIM1 Trigger and Commutation interrupt 0x0000 00A0 27 34 Settable TIM2 TIM1 Capture compare interrupt 0x0000 00B0 28 35 Settable TIM2 TIM2 global interrupt 0x0000 00B0 29 36 Settable TIM3 TIM3 global interrupt 0x0000 00B0 30 37 Settable 12C1_EV 1°C1 event interrupt 0x0000 00B0 31 38 Settable 12C1_EV 1°C2 event interrupt 0x0000 00B0 32 39 Settable 12C2_EV 1°C2 event interrupt 0x0000 00C0 33 40 Settable 12C2_EV 1°C2 event interrupt 0x0000 00C0 34 41 Settable SPI2 SPI2 global interrupt 0x0000 00C0 35 42	Position	Priority	• •	Acronym	Description	Address	
25 32 Settable TIMI_CR_INITIO and TIM10 global interrupt 0x0000 00A4 26 33 settable TIM1_TRG_COM_TIM11 TIM11 rigger and Commutation interrupt 0x0000 00AC 27 34 settable TIM1_CC TIM1 capture compare interrupt 0x0000 00AC 28 35 settable TIM2 TIM2 global interrupt 0x0000 00B4 30 37 settable TIM4 TIM4 global interrupt 0x0000 00B 31 38 settable I2C1_EV I²C1 event interrupt 0x0000 00C0 32 39 settable I2C2_EV I²C2 event interrupt 0x0000 00C0 33 40 settable I2C2_ER I²C2 event interrupt 0x0000 00C0 34 41 settable I2C2_ER I²C2 event interrupt 0x0000 00C0 35 42 settable SPI1 SPI1 global interrupt 0x0000 00C0 36 43 settable SPI2 SPI2 global interrupt 0x0000 00D0 37 44	24	31	settable	TIM1_BRK_TIM9		0x0000 00A0	
26 33 Settable TIMI_IRG_COM_IMIT and TIM11 global interrupt 0x0000 00AC 27 34 settable TIM1_CC TIM1 Capture compare interrupt 0x0000 00AC 28 35 settable TIM2 TIM2 global interrupt 0x0000 00B0 29 36 settable TIM3 TIM3 global interrupt 0x0000 00B4 30 37 settable TIM4 TIM4 global interrupt 0x0000 00B0 31 38 settable I2C1_EV I2C1 event interrupt 0x0000 00C0 32 39 settable I2C2_ER I2C2 event interrupt 0x0000 00C0 34 41 settable I2C2_ER I2C2 event interrupt 0x0000 00C0 35 42 settable SPI1 SPI1 global interrupt 0x0000 00C0 36 43 settable SPI2 SPI2 global interrupt 0x0000 00D0 37 44 settable USART3 USART3 global interrupt 0x0000 00D0 39 46 settable	25	32	settable	TIM1_UP_TIM10		0x0000 00A4	
28 35 settable TIM2 TIM2 global interrupt 0x0000 00B0 29 36 settable TIM3 TIM3 global interrupt 0x0000 00B4 30 37 settable TIM4 TIM4 global interrupt 0x0000 00BC 31 38 settable I2C1_EV I2C1 event interrupt 0x0000 00C0 32 39 settable I2C2_EV I2C2 event interrupt 0x0000 00C4 34 41 settable I2C2_ER I2C2 error interrupt 0x0000 00C6 35 42 settable SPI1 SPI1 global interrupt 0x0000 00C6 36 43 settable SPI2 SPI2 global interrupt 0x0000 00C6 36 43 settable USART1 USART1 global interrupt 0x0000 00D0 37 44 settable USART2 USART2 global interrupt 0x0000 00D0 40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_Ala	26	33	settable	TIM1_TRG_COM_TIM11		0x0000 00A8	
29 36 settable TIM3 TIM3 global interrupt 0x0000 00B4 30 37 settable TIM4 TIM4 global interrupt 0x0000 00B8 31 38 settable I2C1_EV I²C1 event interrupt 0x0000 00C0 32 39 settable I2C2_EV I²C2 event interrupt 0x0000 00C4 34 41 settable I2C2_ER I²C2 event interrupt 0x0000 00C3 35 42 settable I2C2_ER I²C2 event interrupt 0x0000 00C3 36 43 settable SPI1 SPI1 global interrupt 0x0000 00C3 36 43 settable SPI2 SPI2 global interrupt 0x0000 00D0 37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART2 global interrupt 0x0000 00D6 40 47 settable EXTI15_10 EXTI Line[15:10] interrupt 0x0000 00E0 41 48 settable RTC_Al	27	34	settable	TIM1_CC	TIM1 Capture compare interrupt	0x0000 00AC	
37 settable	28	35	settable	TIM2	TIM2 global interrupt	0x0000 00B0	
31 38 settable I2C1_EV I²C1 event interrupt 0x0000 00BC 32 39 settable I2C1_ER I²C1 error interrupt 0x0000 00C0 33 40 settable I2C2_EV I²C2 event interrupt 0x0000 00C4 34 41 settable I2C2_ER I²C2 error interrupt 0x0000 00C8 35 42 settable SPI1 SPI1 global interrupt 0x0000 00C0 36 43 settable SPI2 SPI2 global interrupt 0x0000 00D0 37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART3 global interrupt 0x0000 00D6 40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_Alarm RTC Alarms (A and B) through EXTI line interrupt 0x0000 00E4 42 49 settable OTG_FS WKUP USB On-The-Go FS Wakeup through EXTI line interrupt 0x0000 00E3 43	29	36	settable	TIM3	TIM3 global interrupt	0x0000 00B4	
32 39 settable I2C1_ER I²C1 error interrupt 0x0000 00C0 33 40 settable I2C2_EV I²C2 event interrupt 0x0000 00C4 34 41 settable I2C2_ER I²C2 error interrupt 0x0000 00C8 35 42 settable SPI1 SPI1 global interrupt 0x0000 00C0 36 43 settable SPI2 SPI2 global interrupt 0x0000 00D0 37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART3 global interrupt 0x0000 00D6 40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_Alarm RTC Alarms (A and B) through EXTI line interrupt 0x0000 00E4 42 49 settable OTG_FS WKUP USB On-The-Go FS Wakeup through EXTI line interrupt 0x0000 00E8 43 50 settable TIM8_BRK_TIM12 TIM8 break interrupt and TIM12 global interrupt 0x0000 00E0	30	37	settable	TIM4	TIM4 global interrupt	0x0000 00B8	
33 40 settable I2C2_EV I²C2 event interrupt 0x0000 00C4 34 41 settable I2C2_ER I²C2 error interrupt 0x0000 00C8 35 42 settable SPI1 SPI1 global interrupt 0x0000 00CC 36 43 settable SPI2 SPI2 global interrupt 0x0000 00D0 37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART2 global interrupt 0x0000 00D6 40 47 settable USART3 USART3 global interrupt 0x0000 00E0 41 48 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_Alarm RTC Alarms (A and B) through EXTI line interrupt 0x0000 00E4 42 49 settable OTG_FS WKUP USB On-The-Go FS Wakeup through EXTI line interrupt 0x0000 00E0 43 50 settable TIM8_BRK_TIM12 TIM8 break interrupt and TIM12 global interrupt 0x0000 00F0 <td>31</td> <td>38</td> <td>settable</td> <td>I2C1_EV</td> <td>I²C1 event interrupt</td> <td>0x0000 00BC</td>	31	38	settable	I2C1_EV	I ² C1 event interrupt	0x0000 00BC	
34 41 settable I2C2_ER I²C2 error interrupt 0x0000 00C8 35 42 settable SPI1 SPI1 global interrupt 0x0000 00CC 36 43 settable SPI2 SPI2 global interrupt 0x0000 00D0 37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART2 global interrupt 0x0000 00D6 40 47 settable USART3 USART3 global interrupt 0x0000 00E0 41 48 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_Alarm RTC Alarms (A and B) through EXTI line interrupt 0x0000 00E4 42 49 settable OTG_FS WKUP USB On-The-Go FS Wakeup through EXTI line interrupt 0x0000 00E0 43 50 settable TIM8_BRK_TIM12 TIM8 break interrupt and TIM12 global interrupt 0x0000 00E0 44 51 settable TIM8_CCO TIM8 Trigger and Commutation interrupt	32	39	settable	I2C1_ER	I ² C1 error interrupt	0x0000 00C0	
35 42 settable SPI1 SPI1 global interrupt 0x0000 00CC 36 43 settable SPI2 SPI2 global interrupt 0x0000 00D0 37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART2 global interrupt 0x0000 00D6 40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_Alarm RTC Alarms (A and B) through EXTI line interrupt 0x0000 00E4 42 49 settable OTG_FS WKUP USB On-The-Go FS Wakeup through EXTI line interrupt 0x0000 00E8 43 50 settable TIM8_BRK_TIM12 TIM8 break interrupt and TIM12 global interrupt 0x0000 00E0 44 51 settable TIM8_UP_TIM13 TIM8 Update interrupt and TIM12 global interrupt 0x0000 00F0 45 52 settable TIM8_TRG_COM_TIM14 TIM8 Trigger and Commutation interrupt 0x0000 00F4 46 53 settable DMA1_Stream7 <td>33</td> <td>40</td> <td>settable</td> <td>I2C2_EV</td> <td>I²C2 event interrupt</td> <td>0x0000 00C4</td>	33	40	settable	I2C2_EV	I ² C2 event interrupt	0x0000 00C4	
36 43 settable SPI2 SPI2 global interrupt 0x0000 00D0 37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART2 global interrupt 0x0000 00DC 40 47 settable USART3 USART3 global interrupt 0x0000 00E0 41 48 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_Alarm RTC Alarms (A and B) through EXTI line interrupt 0x0000 00E4 42 49 settable OTG_FS WKUP USB On-The-Go FS Wakeup through EXTI line interrupt 0x0000 00E8 43 50 settable TIM8_BRK_TIM12 TIM8 break interrupt and TIM12 global interrupt 0x0000 00EC 44 51 settable TIM8_UP_TIM13 TIM8 Update interrupt and TIM12 global interrupt 0x0000 00F0 45 52 settable TIM8_TRG_COM_TIM14 TIM8 Trigger and Commutation interrupt 0x0000 00F4 46 53 settable TIM8_CO	34	41	settable	I2C2_ER	I ² C2 error interrupt	0x0000 00C8	
37 44 settable USART1 USART1 global interrupt 0x0000 00D4 38 45 settable USART2 USART2 global interrupt 0x0000 00DC 39 46 settable USART3 USART3 global interrupt 0x0000 00DC 40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_Alarm RTC Alarms (A and B) through EXTI line interrupt 0x0000 00E4 42 49 settable OTG_FS WKUP USB On-The-Go FS Wakeup through EXTI line interrupt 0x0000 00E8 43 50 settable TIM8_BRK_TIM12 TIM8 break interrupt and TIM12 global interrupt 0x0000 00EC 44 51 settable TIM8_UP_TIM13 TIM8 Update interrupt 0x0000 00F0 45 settable TIM8_TRG_COM_TIM14 TIM8 Trigger and Commutation interrupts 0x0000 00F4 46 53 settable TIM8_C TIM8 Capture compare interrupt 0x0000 00F6 47 54 settable DMA1_Stream7 DMA1 Stream7 glob	35	42	settable	SPI1	SPI1 global interrupt	0x0000 00CC	
38 45 settable USART2 USART2 global interrupt 0x0000 00D8 39 46 settable USART3 USART3 global interrupt 0x0000 00DC 40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_Alarm RTC Alarms (A and B) through EXTI line interrupt 0x0000 00E4 42 49 settable OTG_FS WKUP USB On-The-Go FS Wakeup through EXTI line interrupt 0x0000 00E8 43 50 settable TIM8_BRK_TIM12 TIM8 break interrupt and TIM12 global interrupt 0x0000 00EC 44 51 settable TIM8_UP_TIM13 TIM8 Update interrupt and TIM12 global interrupt 0x0000 00F0 45 52 settable TIM8_TRG_COM_TIM14 TIM8 Trigger and Commutation interrupts and TIM14 global interrupt 0x0000 00F4 46 53 settable TIM8_C TIM8 Capture compare interrupt 0x0000 00F8 47 54 settable DMA1_Stream7 DMA1 Stream7 global interrupt 0x0000 0100 49 56	36	43	settable	SPI2	SPI2 global interrupt	0x0000 00D0	
39 46 settable USART3 USART3 global interrupt 0x0000 00DC 40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_Alarm RTC Alarms (A and B) through EXTI line interrupt 0x0000 00E4 42 49 settable OTG_FS WKUP USB On-The-Go FS Wakeup through EXTI line interrupt 0x0000 00E8 43 50 settable TIM8_BRK_TIM12 TIM8 break interrupt and TIM12 global interrupt 0x0000 00EC 44 51 settable TIM8_UP_TIM13 TIM8 Update interrupt and TIM13 global interrupt 0x0000 00F0 45 52 settable TIM8_TRG_COM_TIM14 TIM8 Trigger and Commutation interrupts and TIM14 global interrupt 0x0000 00F4 46 53 settable TIM8_CC TIM8 Capture compare interrupt 0x0000 00F8 47 54 settable DMA1_Stream7 DMA1 Stream7 global interrupt 0x0000 0100 49 56 settable SDIO SDIO global interrupt 0x0000 0104 50 57	37	44	settable	USART1	USART1 global interrupt	0x0000 00D4	
40 47 settable EXTI15_10 EXTI Line[15:10] interrupts 0x0000 00E0 41 48 settable RTC_Alarm RTC Alarms (A and B) through EXTI line interrupt 0x0000 00E4 42 49 settable OTG_FS WKUP USB On-The-Go FS Wakeup through EXTI line interrupt 0x0000 00E8 43 50 settable TIM8_BRK_TIM12 TIM8 break interrupt and TIM12 global interrupt 0x0000 00EC 44 51 settable TIM8_UP_TIM13 TIM8 Update interrupt and TIM13 global interrupt 0x0000 00F0 45 52 settable TIM8_TRG_COM_TIM14 TIM8 Trigger and Commutation interrupts and TIM14 global interrupt 0x0000 00F4 46 53 settable TIM8_CC TIM8 Capture compare interrupt 0x0000 00F8 47 54 settable DMA1_Stream7 DMA1 Stream7 global interrupt 0x0000 00FC 48 55 settable FMC FMC global interrupt 0x0000 0104 50 57 settable SDIO SDIO global interrupt 0x0000 0108 51 58	38	45	settable	USART2	USART2 global interrupt	0x0000 00D8	
41 48 settable RTC_Alarm RTC Alarms (A and B) through EXTI line interrupt 0x0000 00E4 42 49 settable OTG_FS WKUP USB On-The-Go FS Wakeup through EXTI line interrupt 0x0000 00E8 43 50 settable TIM8_BRK_TIM12 TIM8 break interrupt and TIM12 global interrupt 0x0000 00EC 44 51 settable TIM8_UP_TIM13 TIM8 Update interrupt and TIM13 global interrupt 0x0000 00F0 45 52 settable TIM8_TRG_COM_TIM14 TIM8 Trigger and Commutation interrupts and TIM14 global interrupt 0x0000 00F4 46 53 settable TIM8_CC TIM8 Capture compare interrupt 0x0000 00F8 47 54 settable DMA1_Stream7 DMA1 Stream7 global interrupt 0x0000 00FC 48 55 settable SDIO SDIO global interrupt 0x0000 0104 50 57 settable SDIO SDIO global interrupt 0x0000 0108 51 58 settable SPI3 SPI3 global interrupt 0x0000 0100	39	46	settable	USART3	USART3 global interrupt	0x0000 00DC	
4148settableRTC_Alarmthrough EXTI line interrupt0X0000 00E44249settableOTG_FS WKUPUSB On-The-Go FS Wakeup through EXTI line interrupt0x0000 00E84350settableTIM8_BRK_TIM12TIM8 break interrupt and TIM12 global interrupt0x0000 00EC4451settableTIM8_UP_TIM13TIM8 Update interrupt and TIM13 global interrupt0x0000 00F04552settableTIM8_TRG_COM_TIM14TIM8 Trigger and Commutation interrupts and TIM14 global interrupt0x0000 00F44653settableTIM8_CCTIM8 Capture compare interrupt0x0000 00F84754settableDMA1_Stream7DMA1 Stream7 global interrupt0x0000 00FC4855settableFMCFMC global interrupt0x0000 01004956settableSDIOSDIO global interrupt0x0000 01045057settableTIM5TIM5 global interrupt0x0000 01085158settableSPI3SPI3 global interrupt0x0000 010C	40	47	settable	EXTI15_10	EXTI Line[15:10] interrupts	0x0000 00E0	
through EXTI line interrupt WX0000 00E8 TIM8_BRK_TIM12 TIM8 break interrupt and TIM12 global interrupt TIM8_Update interrupt TIM8_Update interrupt TIM8_Update interrupt TIM8_Update interrupt TIM8_Trigger and Commutation interrupts and TIM14 global interrupt TIM8_Update interrupt TIM8_Trigger and Commutation interrupts TIM8_TRG_COM_TIM14 TIM8_Trigger and Commutation interrupts TIM8_TRG_COM_TIM14 TIM8_Trigger and Commutation interrupts TIM8_TRG_COM_TIM14 TIM8_Trigger and Commutation interrupt TIM8_Trigger and Commutation interrupt TIM8_Trigger and Commutation interrupt TIM8_Trigger and Commutation interrupt TIM8_TRG_COM_TIM14 TIM8_Trigger and Commutation interrupt TIM8_Trigger	41	48	settable	RTC_Alarm		0x0000 00E4	
4451settableTIM8_UP_TIM13TIM8 Update interrupt and TIM13 global interrupt0x0000 00F04552settableTIM8_TRG_COM_TIM14TIM8 Trigger and Commutation interrupts and TIM14 global interrupt0x0000 00F44653settableTIM8_CCTIM8 Capture compare interrupt0x0000 00F84754settableDMA1_Stream7DMA1 Stream7 global interrupt0x0000 00FC4855settableFMCFMC global interrupt0x0000 01004956settableSDIOSDIO global interrupt0x0000 01045057settableTIM5TIM5 global interrupt0x0000 01085158settableSPI3SPI3 global interrupt0x0000 010C	42	49	settable	OTG_FS WKUP		0x0000 00E8	
4451SettableTIM8_OP_TIM13and TIM13 global interrupt0x0000 00F04552SettableTIM8_TRG_COM_TIM14TIM8 Trigger and Commutation interrupts and TIM14 global interrupt0x0000 00F44653SettableTIM8_CCTIM8 Capture compare interrupt0x0000 00F84754SettableDMA1_Stream7DMA1 Stream7 global interrupt0x0000 00FC4855SettableFMCFMC global interrupt0x0000 01004956SettableSDIOSDIO global interrupt0x0000 01045057SettableTIM5TIM5 global interrupt0x0000 01085158SettableSPI3SPI3 global interrupt0x0000 010C	43	50	settable	TIM8_BRK_TIM12	TIM8 break interrupt and TIM12 global interrupt	0x0000 00EC	
45 52 Settable TIM8_TRG_COIN_TIM14 and TIM14 global interrupt 0x0000 00F4 46 53 Settable TIM8_CC TIM8 Capture compare interrupt 0x0000 00F8 47 54 Settable DMA1_Stream7 DMA1 Stream7 global interrupt 0x0000 00FC 48 55 Settable FMC FMC global interrupt 0x0000 0100 49 56 Settable SDIO SDIO global interrupt 0x0000 0104 50 57 Settable TIM5 TIM5 global interrupt 0x0000 0108 51 58 Settable SPI3 SPI3 global interrupt 0x0000 010C	44	51	settable	TIM8_UP_TIM13		0x0000 00F0	
47 54 settable DMA1_Stream7 DMA1 Stream7 global interrupt 0x0000 00FC 48 55 settable FMC FMC global interrupt 0x0000 0100 49 56 settable SDIO SDIO global interrupt 0x0000 0104 50 57 settable TIM5 TIM5 global interrupt 0x0000 0108 51 58 settable SPI3 SPI3 global interrupt 0x0000 010C	45	52	settable	TIM8_TRG_COM_TIM14		0x0000 00F4	
48 55 settable FMC FMC global interrupt 0x0000 0100 49 56 settable SDIO SDIO global interrupt 0x0000 0104 50 57 settable TIM5 TIM5 global interrupt 0x0000 0108 51 58 settable SPI3 SPI3 global interrupt 0x0000 010C	46	53	settable	TIM8_CC	TIM8 Capture compare interrupt	0x0000 00F8	
49 56 settable SDIO SDIO global interrupt 0x0000 0104 50 57 settable TIM5 TIM5 global interrupt 0x0000 0108 51 58 settable SPI3 SPI3 global interrupt 0x0000 010C	47	54	settable	DMA1_Stream7	DMA1 Stream7 global interrupt	0x0000 00FC	
50 57 settable TIM5 TIM5 global interrupt 0x0000 0108 51 58 settable SPI3 SPI3 global interrupt 0x0000 010C	48	55	settable	FMC	FMC global interrupt	0x0000 0100	
51 58 settable SPI3 SPI3 global interrupt 0x0000 010C	49	56	settable	SDIO	SDIO global interrupt	0x0000 0104	
	50	57	settable	TIM5	TIM5 global interrupt	0x0000 0108	
52 59 settable UART4 UART4 global interrupt 0x0000 0110	51	58	settable	SPI3	SPI3 global interrupt	0x0000 010C	
	52	59	settable	UART4	UART4 global interrupt	0x0000 0110	



Interrupts and events RM0390

Table 38. Vector table for STM32F446xx (continued)

Position	Priority	Type of priority	Acronym	Description	Address
53	60	settable	UART5	UART5 global interrupt	0x0000 0114
54	61	settable	TIM6_DAC	TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	0x0000 0118
55	62	settable	TIM7	TIM7 global interrupt	0x0000 011C
56	63	settable	DMA2_Stream0	DMA2 Stream0 global interrupt	0x0000 0120
57	64	settable	DMA2_Stream1	DMA2 Stream1 global interrupt	0x0000 0124
58	65	settable	DMA2_Stream2	DMA2 Stream2 global interrupt	0x0000 0128
59	66	settable	DMA2_Stream3	DMA2 Stream3 global interrupt	0x0000 012C
60	67	settable	DMA2_Stream4	DMA2 Stream4 global interrupt	0x0000 0130
61	68	-	-	Reserved	0x0000 0134
62	69	-	-	Reserved	0x0000 0138
63	70	settable	CAN2_TX	CAN2 TX interrupts	0x0000 013C
64	71	settable	CAN2_RX0	CAN2 RX0 interrupts	0x0000 0140
65	72	settable	CAN2_RX1	CAN2 RX1 interrupt	0x0000 0144
66	73	settable	CAN2_SCE	CAN2 SCE interrupt	0x0000 0148
67	74	settable	OTG_FS	USB On The Go FS global interrupt	0x0000 014C
68	75	settable	DMA2_Stream5	DMA2 Stream5 global interrupt	0x0000 0150
69	76	settable	DMA2_Stream6	DMA2 Stream6 global interrupt	0x0000 0154
70	77	settable	DMA2_Stream7	DMA2 Stream7 global interrupt	0x0000 0158
71	78	settable	USART6	USART6 global interrupt	0x0000 015C
72	79	settable	I2C3_EV	I ² C3 event interrupt	0x0000 0160
73	80	settable	I2C3_ER	I ² C3 error interrupt	0x0000 0164
74	81	settable	OTG_HS_EP1_OUT	USB On The Go HS End Point 1 Out global interrupt	0x0000 0168
75	82	settable	OTG_HS_EP1_IN	USB On The Go HS End Point 1 In global interrupt	0x0000 016C
76	83	settable	OTG_HS_WKUP	USB On The Go HS Wakeup through EXTI interrupt	0x0000 0170
77	84	settable	OTG_HS	USB On The Go HS global interrupt	0x0000 0174
78	85	settable	DCMI	DCMI global interrupt	0x0000 0178
79	86	-	-	Reserved	0x0000 017C
80	87	-	-	Reserved	0x0000 0180
81	88	settable	FPU	FPU global interrupt	0x0000 0184
82	89	-	-	Reserved	0x0000 0188
83	90	-	-	Reserved	0x0000 018C

242/1347 RM0390 Rev 6

RM0390 Interrupts and events

Table 38. Vector table for STM32F446xx (continued)

Position	Priority	Type of priority	Acronym	Description	Address
84	91	settable	SPI4	SPI 4 global interrupt	0x0000 0190
85	92	-	-	Reserved	0x0000 0194
86	93	-	-	Reserved	0x0000 0198
87	94	settable	SAI1	SAI1 global interrupt	0x0000 019C
88	95	-	-	Reserved	0x0000 01A0
89	96	-	-	Reserved	0x0000 01A4
90	97	-	-	Reserved	0x0000 01A8
91	98	settable	SAI2	SAI2 global interrupt	0x0000 01AC
92	99	settable	QuadSPI	QuadSPI global interrupt	0x0000 01B0
93	100	settable	HDMI-CEC	HDMI-CEC global interrupt	0x0000 01B4
94	101	settable	SPDIF-Rx	SPDIF-Rx global interrupt	0x0000 01B8
95	102	settable	FMPI2C1	FMPI2C1 event interrupt	0x0000 01BC
96	103	settable	FMPI2C1 error	FMPI2C1 error interrupt	0x0000 01C0

10.2.1 EXTI main features

The main features of the EXTI controller are the following:

- independent trigger and mask on each interrupt/event line
- dedicated status bit for each interrupt line
- generation of up to 23 software event/interrupt requests
- detection of external signals with a pulse width lower than the APB2 clock period. Refer to the electrical characteristics section of the STM32F446xx datasheets for details on this parameter.