## Inputs:

- Memory Management Unit Output Address, 32 bits
- Controller\_enable\_read, Controller\_enable\_write, 1 bit
- Page\_lookup\_needed, 1 bit
- MM\_page\_found, 1 bit
- Clock, 1 bit
- L2\_read\_complete, L2\_write\_complete, 1 bit
- MM read complete, MM write complete, 1 bit
- IOBuf\_read\_complete, IOBuf\_write\_complete, 1 bit
- Disk\_read\_complete, Disk\_write\_complete, 1 bit

## Outputs:


- Address out to CPU, 32 bits
- Reset N, 1 bit
- MMU\_enable, 1 bit
- MM\_page\_query, 1 bit
- TLB\_read, TLB\_read, 1 bit
- L2\_read\_mm, L2\_write\_mm, 1 bit
- L2\_read\_cpu, L2\_write\_cpu, 1 bit
- MM\_read\_io, MM\_write\_io, 1 bit
- MM\_read\_cache, MM\_write\_cache, 1 bit
- IOBuf\_read\_mm, IOBuf\_write\_mm, 1 bit
- IOBuf\_read\_disk, IOBuf\_write\_disk, 1 bit
- Disk\_read, Disk\_write, 1 bit

## Mechanism:

the TLB.

- 1. The memory controller initiates a global reset to all modules in the memory hierarchy.
- 2. The memory controller waits for an enable signal, either read or write, from the CPU controller.
- 3. The memory controller uses the TLB and MMU to resolve the physical address from the virtual address supplied by the CPU.

  a. If necessary, the memory controller will look up the physical address in the page table in Main memory, writing the result to
- 4. Depending on the operation required (writing to the memory hierarchy or reading from the memory hierarchy), the FSM for the memory controller moves into the read section (specified in the — block) or the write section (specified in the block).
- 5. Once the read or write operation has completed, the FSM returns to the wait state (step two).



Read Block