




## ALU Add/Subtract




## ALU SHIFT




## NOT




## ALU AND



## ALU IOR



## ALU EOR




# Sonne-8 Microcontroller


## Reference Schematics

### Rev. Myth

## ALU COMPARATOR




## AX (Accumulator)




## D(OWN COUNTER)


### Inner-loops




## Pointer low




## (Page Offset Register)




## B0 Pointer Registers




## {DB[7..0]}




## {HI[7..0]}



## Pointer high




## B (Base) Page Index




## Instruction Decoder


### GETPUT Decoder




### Scrounger




### Pair DST Decoder




### Pair SRC Decoder




### SYS Decoder




### TRAP decoder




### BOP Decoder




### ALU Decoder




### Instruction-Word Latch



### Pre-Decoders




### Pre-Decoder PAIR Source



### Opcode Type Decoder




### 8-3 Priority Encoder CD4532



## Input/Output


### S Serial IO

Implements SPI functionality with dedicated SER/DES registers




### E Device Enable Register

Two independent 4-bit groups (high/low) feed into 4-bit decoders for device selection




### P Parallel IO


External GPI/O BUS




### (Local Page Index Register)




### {LL[7..0]}



### {LO[7..0]}




### {HI[7..0]}




### RAM/ROM

16-bit address bus, 16-bit data bus, 16-bit control bus



### C (Code) Page Index

16-bit address bus, 16-bit data bus, 16-bit control bus



### (Guest-Page Index)

